MICROCHIP PIC32MX330/350/370/430/450/470

PIC32MX330/350/370/430/450/470 Family Silicon Errata and Data Sheet Clarification

The PIC32MX330/350/370/430/450/470 family devices that you have received conform functionally to the current Device Data Sheet (DS60001185**D**), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in Table 1. The silicon issues are summarized in Table 4.

The errata described in this document will be addressed in future revisions of the PIC32MX330/350/370/430/450/470 silicon.

Note: The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in Table 1 and Table 3. The last column of each table represents the latest silicon revision for the devices listed. The silicon

Data Sheet clarifications and corrections start on page 13, following the discussion of silicon issues.

issues are summarized in Table 4.

The silicon revision level can be identified using the current version of MPLAB[®] IDE and Microchip's programmers, debuggers and emulation tools, which are available at the Microchip corporate web site (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with a hardware debugger:

- 1. Using the appropriate interface, connect the device to the hardware debugger.
- 2. Open an MPLAB IDE project.
- Configure the MPLAB IDE project for the appropriate device and hardware debugger.
- 4. Based on the version of MPLAB IDE you are using, do one of the following:
 - a) For MPLAB IDE 8, select <u>Programmer ></u> Reconnect.
 - b) For MPLAB X IDE, select <u>Window > Dashboard</u>, and then click the **Refresh Debug Tool Status** icon ().
- Depending on the development tool used, the part number and the Device and Revision ID values appear in the **Output** window.

Note: If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The Device and Revision ID values for the various PIC32MX330/350/370/430/450/470 silicon revisions are shown in Table 1 and Table 3.

TABLE 1: SILICON DEVREV VALUES FOR DEVICES WITH 64 KB AND 256 KB FLASH MEMORY

Part Number	Flash Memory Size	Device ID ⁽¹⁾	Revision ID for Silicon Revision ⁽¹⁾		
Part Number	(KB)	Device iD(*)	A0	A1	
PIC32MX330F064H	64	0x05600053			
PIC32MX330F064L	64	0x05601053			
PIC32MX350F256H	256	0x05704053			
PIC32MX350F256L	256	0x05705053	0x0	0x1	
PIC32MX430F064H	64	0x05602053	UXU	UXI	
PIC32MX430F064L	64	0x05603053			
PIC32MX450F256H	256	0x05706053			
PIC32MX450F256L	256	0x05707053			

Note 1: Refer to the "Memory Organization" and "Special Features" chapters in the current Device Data Sheet (DS60001185D) for detailed information on Device and Revision IDs for your specific device.

TABLE 2: SILICON DEVREV VALUES FOR DEVICES WITH 128 KB FLASH MEMORY

Part Number	Flash Memory Size	Device ID ⁽¹⁾	Revision	ID for Silicon Revision ⁽¹⁾		
Part Number	(KB)	Device ID()	Α0	В0		
PIC32MX350F128H	128	0x0570C053		0x1		
PIC32MX350F128L	128	0x0570D053	040		040	
PIC32MX450F128H	128	0x0570E053	0x0		0x8	
PIC32MX450F128L	128	0x0570F053				

Note 1: Refer to the "Memory Organization" and "Special Features" chapters in the current Device Data Sheet (DS60001185D) for detailed information on Device and Revision IDs for your specific device.

TABLE 3: SILICON DEVREY VALUES FOR DEVICES WITH 512 KB FLASH MEMORY

Part Number	Device ID ⁽¹⁾	Revision ID for Silicon Revision ⁽¹⁾		
r art Number	Device ID	Α0		
PIC32MX370F512H	0x05808053			
PIC32MX370F512L	0x05809053	0x0		
PIC32MX470F512H	0x0580A053	0.00		
PIC32MX470F512L	0x0580B053			

Note 1: Refer to the "Memory Organization" and "Special Features" chapters in the current Device Data Sheet (DS60001185D) for detailed information on Device and Revision IDs for your specific device.

TABLE 4: SILICON ISSUE SUMMARY

				Affected	l Re	visio	ns
Module	Feature	Item #	Issue Summary	Flash Memory (KB)	Α0	A 1	В0
			The ADC module is not within the published data sheet	64/256	Х	Х	_
ADC	Differential Nonlinearity	specification when operating at a conversion rate above		128	Х	Х	Х
			500 ksps.	512	Х	_	_
			A clock signal is present on the CLKO pin, regardless of		Х	Х	_
Clock	Clock Out	2.	the clock source and setting of the CLKO Enable Configuration bit, during a Power-on Reset (POR)		Х	Х	Х
			condition.	512	Х	_	_
Reserved		3.	_	_	_	_	_
				64/256	Х	Х	_
I/O	I/O	4.	Port pin RF6 is not 5V tolerant. Use RF6 as a non-5V tolerant pin only.	128	Х	Х	Χ
			,	512	Х	_	_
			Internal pull-up resistors may not guarantee a logical '1' on digital inputs on 5V tolerant pins.		Х	Х	_
5V Tolerant I/O Pins	Pull-ups	5.			Х	Х	Х
					Х	_	_
Non-5V					Х		_
Tolerant I/O	Pull-ups	6.	Internal pull-up resistors may not guarantee a logical '1' on digital inputs on non-5V tolerant pins.	128	Х		
Pins				512		_	_
			When the I ² C slave receives any of the reserve address	64/256	Х	Х	_
I ² C™	Slave Mode	7.	with STRICT = 1, an ACK will be generated, but an	128	Х	Х	Х
			interrupt will not be generated.	512	Х	_	_
				64/256	Х	Х	_
JTAG	Boundary Scan	8.	Boundary Scan is not supported.	128	Х	Х	Х
				512	Х	_	_
				64/256	Х	Х	_
Watchdog Timer	Windowed Watchdog	9.	Clearing the Watchdog Timer inside the window when in Window mode may cause a reset.	128	Х	Х	Х
			willidow filode filay cause a feset.		Х	_	_
				64			_
Del	Data Di	40		128	Х	Х	Х
Debug	Debug Pins	10.	On-chip debug pins require special consideration.		Х	Х	_
				512		_	_
<u> </u>		1		I			

Legend: An 'X' indicates the issue is present in this revision of silicon;

Shaded cells with an Em dash ('—') indicate that this silicon revision does not exist for this issue; Blank cells indicate an issue has been corrected or does not exist in this revision of silicon.

TABLE 4: SILICON ISSUE SUMMARY (CONTINUED)

				Affected	d Rev	visio	ns
Module	Feature	Item #	Issue Summary	Flash Memory (KB)	Α0	A 1	В0
					Х	Х	_
USB	Idle Interrupt	11.	USB Idle interrupts cease if the IDLEIF flag is cleared and the bus is left idle for more than 3 ms.	128	Х	Х	Х
				512	Х	_	_
			The Open Drain selection (ODCx) on I/O port pins is not	64/256	Х	Х	_
I/O Port	Open Drain	12.	available when the pin is configured for anything other		Х	Х	Χ
			than a standard port output.	512	Х	_	_
			The Program Write Protection (PWP) bits are not able to	64/256			_
Flash Memory	Flash Memory	13.	protect all 512 KB of Flash memory on PIC32MX370/470	128			
·			devices.	512	Χ	_	_
			Under specific conditions, Timer1 will not generate interrupts.		Χ	Χ	_
Timer1	Interrupts	14.			Х	Χ	Х
					Х	_	_
	UART Auto-baud 1			64/256	Х	Х	_
UART			The Automatic Baud Rate feature does not function to set the baud rate.	128	Х	Χ	Х
				512	Х	_	_
				64/256	Х	Χ	_
UART	Synchronization	16.	On a RX FIFO overflow, shift registers stop receiving data, which causes the UART to lose synchronization.	128	Х	Х	Х
				512	Х	_	_
				64/256	Х	Χ	_
CTMU	Module Operation	17.	The CTMU module is not functional	128	Х	Х	Х
				512	Х	_	_
			Testing the IVES actting with the ADC module does not	64/256	Х	Χ	_
ADC	IVREF Sensing	18.	Testing the IVREF setting with the ADC module does not function as intended.	128	Х	Х	Х
				512	Х	_	_
			On power up, the High Voltage Detect Deset evertiles	64/256	Х	Х	_
HVD	HVDR	19.	On power-up, the High-Voltage Detect Reset event flag, RCON <hvdr> is being set.</hvdr>		Х	Х	Х
				512	Х	_	_
Power-			On exit from Sleep mode, the SLEEP and IDLE status bits	64/256	Х	Х	_
Saving Modes	Idle	20.	in the RCON register are being set.	128	Х	Х	Х
				512	Х	_	_

Legend: An 'X' indicates the issue is present in this revision of silicon;

Shaded cells with an Em dash ('—') indicate that this silicon revision does not exist for this issue; Blank cells indicate an issue has been corrected or does not exist in this revision of silicon.

TABLE 4: SILICON ISSUE SUMMARY (CONTINUED)

				Affected	l Re	visio	ns
Module	Feature	Item #	Issue Summary	Flash Memory (KB)	A0	A 1	В0
			When enabled, the Boot Write Protect (BWP) bit also		Х	Х	_
Flash Memory	Write Protection	Write Protection 21. protects and overlaps the first page of user program	21. protects and overlaps the first page of user program space below 0x1000 in addition to the boot segment 512 The Program Write Protection (PWP) bit field is off by one	128	Χ	Х	Х
				512	Χ	_	_
				64/256	Χ	Х	_
Flash Memory	Write Protection	22.		128	Χ	Х	Х
				512	Χ	_	_
		/rite Protection 23.			Х	Х	_
Flash Memory	Write Protection		The Program Write Protection (PWP) bits are not enabled unless the Boot Write Protect (BWP) bit is also enabled.	128	Χ	Х	Х
	Womory		·	512	Χ	_	_

Legend: An 'X' indicates the issue is present in this revision of silicon;

Shaded cells with an Em dash ('—') indicate that this silicon revision does not exist for this issue; Blank cells indicate an issue has been corrected or does not exist in this revision of silicon.

Silicon Errata Issues

- **Note 1:** This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. The table provided in each issue indicates which issues exist for a particular revision of silicon based on Flash memory size.
 - 2: The following applies to the Affected Silicon Revision tables in each silicon issue:
 - An 'X' indicates the issue is present in this revision of silicon
 - Shaded cells with an Em dash ('--') indicate that this silicon revision does not exist for this issue
 - Blank cells indicate an issue has been corrected or does not exist in this revision of silicon.

1. Module: ADC

When the ADC is configured for 10-bit operation, the specifications in the data sheet are not met for operation above 500 ksps.

Work around

For 600 ksps operation, RIN = 500 ohms, TSAMP = 2 TAD. The module specifications are shown in Table 5. For 1000 ksps operation, RIN = 200 ohms, TSAMP = 2 TAD. The module specifications are shown in Table 6.

TABLE 5: 600 KSPS OPERATION

Parameter No.	Symbol	Minimum	Typical	Maximum	Units	
AD17	RIN	_	_	200	Ohm	
ADC Accuracy – Measurements taken with External VREF+/VREF-						
AD21c	INL	-1.5	_	1.5	LSB	
AD22c	DNL	-1.4		2.1	LSB	
AD23c	GERR	-1.2	_	1.2	LSB	
ADC Accuracy – I	Measurements take	en with Internal VRI	EF+/VREF-			
AD21d	INL	-1.5		1.5	LSB	
AD22d	DNL	-1.4		2.1	LSB	

TABLE 6: 1000 KSPS OPERATION

Parameter No.	Symbol	Minimum	Typical	Maximum	Units	
AD17	RIN				Ohm	
ADC Accuracy – Measurements taken with External VREF+/VREF-						
AD21c	INL	-5.2	_	6.5	LSB	
AD22c	DNL	-3.4	_	7	LSB	
AD23c	GERR	-1.5	_	1.5	LSB	
ADC Accuracy – I	Measurements take	en with Internal VRI	EF+/VREF-			
AD21d	INL	-5.2		6.5	LSB	
AD22d	DNL	-3.4	_	7	LSB	

Device Flash	Device Silicon Revision					
Memory (KB)	A0	A1	В0			
64/256	Χ	Χ	_			
128	Χ	Χ	Χ			
512	Χ	_	_			

2. Module: Clock

A clock signal is present on the CLKO pin, regardless of the clock source and setting of the CLKO Enable Configuration bit, OSCIOFNC (DEVCFG1<10>), during a Power-on Reset (POR) condition.

Work around

Do not connect the CLKO pin to a device that would be adversely affected by rapid pin toggling or a frequency other than that defined by the oscillator configuration. Do not use the CLKO pin as an input if the device connected to the CLKO pin would be adversely affected by the pin driving a signal out.

Affected Silicon Revisions

Device Flash	Device Silicon Revision					
Memory (KB)	Α0	A1	B0			
64/256	Χ	Х	_			
128	Χ	X	Χ			
512	Χ	_	_			

3. Module: Reserved

The issue, previously reported in a prior revision of this errata, is no longer relevant and was removed.

4. Module: I/O

The port pin, RF6, is not 5V tolerant. Use RF6 as a non-5V tolerant pin only.

Work around

None.

Affected Silicon Revisions

Device Flash	Device Silicon Revision					
Memory (KB)	A0	A1	В0			
64/256	Х	Х	_			
128	Х	Х	Χ			
512	Х	_				

5. Module: 5V Tolerant I/O Pins

When internal pull-ups are enabled on 5V tolerant pins, the level as measured on the pin and available to external device inputs may not exceed the minimum value of VIH, and therefore qualify as a logic "high". However, with respect to the PIC32 device, as long as VDD \geq 3V and the load doesn't exceed -50 $\mu A,$ the internal pull-ups are guaranteed to be recognized as a logic "high" internally to the device.

Work around

It is recommend to only use external pull-ups:

- To guarantee a logic "high" for external logic input circuits outside of the PIC32 device
- For PIC32 device inputs, if the external load exceeds -50 μA or VDD < 3V

Device Flash		Device Silicon Revision					
Memory (KB)	A0	A1	В0				
64/256	Χ	Х	_				
128	Χ	Х	Х				
512	Χ	_	_				

6. Module: Non-5V Tolerant I/O Pins

When internal pull-ups are enabled on non-5V tolerant pins, the level as measured on the pin and available to external device inputs may not exceed the minimum value of VIH, and therefore qualify as a logic "high". However, with respect to the PIC32 device, as long as VDD \geq 3V and the load doesn't exceed -50 μA , the internal pull-ups are guaranteed to be recognized as a logic "high" internally to the device.

Work around

It is recommend to only use external pull-ups:

- To guarantee a logic "high" for external logic input circuits outside of the PIC32 device
- For PIC32 device inputs, if the external load exceeds -50 μA or VDD < 3V

Affected Silicon Revisions

Device Flash	Device Silicon Revision					
Memory (KB)	A0	A1	В0			
64/256	Χ		_			
128	X					
512		_	_			

7. Module: I²C™

The slave address, 0x78, is one of a group of reserved addresses. It is used as the upper byte of a 10-bit address when 10-bit addressing is enabled. The I²C module control register allows the programmer to enable both 10-bit addressing and strict enforcement of reserved addressing, with the A10M and STRICT bits, respectively. When both bits are cleared, the device should respond to the reserved address 0x78, but it does not.

Work around

None.

Affected Silicon Revisions

Device Flash	Device Silicon Revision					
Memory (KB)	A0	A1	В0			
64/256	Х	Х	_			
128	Х	Х	Х			
512	Χ	_	_			

8. Module: JTAG

Boundary Scan is not supported.

Work around

None.

Affected Silicon Revisions

Device Flash	Device Silicon Revision					
Memory (KB)	A0	A1	B0			
64/256	Χ	Х	_			
128	Χ	Х	Χ			
512	Χ	_	_			

9. Module: Watchdog Timer

When the Watchdog Timer module is used in Windowed mode, the module may issue a reset even if the user tries to clear the module within the allowed window.

Work around

None.

Affected Silicon Revisions

Device Flash	Device Silicon Revision					
Memory (KB)	A0	A1	В0			
64/256	Χ	Х	_			
128	Χ	Х	Χ			
512	Χ	_	_			

10. Module: Debug

For PIC32MX350/450 devices, the programming pin pairs at PGEC2/PGED2 and PGEC3/PGED3 may not function for on-chip debugging if PGEC1 is open or is a logical "high".

Work arounds

- 1. Use the PGEC1/PGED1 pins for debugging, or
- 2. Hold PGEC1 to Vss with an external resistor with a value of 150k or less while debugging on another pair.

Device Flash		Device Silicon Revision				
Memory (KB)	A0	A1	В0			
64			_			
128	Χ	Χ	Χ			
256	Χ	Χ	_			
512		_	_			

11. Module: USB

If the bus has been idle for more than 3 ms, the IDLEIF interrupt flag is set. If software clears the interrupt flag and the bus remains idle, the IDLEIF interrupt flag will not be set again.

Work around

Software can leave the IDLEIF bit set until it has received some indication of bus resumption (i.e., Resume, Reset, SOF, or Error).

Note: Resume and Reset are the only interrupts that should be following IDLEIF assertion. If the IDLEIF bit is set, it should be okay to suspend the USB module (as long as this code is protected by the GUARD and/or ACTPEND logic). This will require software to clear the IDLEIF interrupt enable bit to exit the USB ISR (if using interrupt driven code).

Affected Silicon Revisions

Device Flash		vision				
Memory (KB)	A0	A1	В0			
64/256	Χ	Χ	_			
128	Χ	Х	Χ			
512	Χ	_	_			

12. Module: I/O Port

The Open Drain selection (ODCx) on I/O port pins is not available when the pin is configured for anything other than a standard port output. In addition, the Open Drain feature is not available for dedicated or remappable Peripheral Pin Select (PPS) output features.

Work around

None.

Affected Silicon Revisions

Device Flash	Device Silicon Revision						
Memory (KB)	Α0	A 1	В0				
64/256	Х	Х	_				
128	Х	Х	Х				
512	Х	_	_				

13. Module: Flash Memory

The Program Write Protection (PWP) bits are not able to protect all 512 KB of Flash memory on PIC32MX370/470 devices.

Work around

The PWP<7:0> bits in the DEVCFG0 Configuration register can protect a maximum of 508 KB of Flash memory.

Use a PWP<7:0> value of 0x10000000 for a maximum of 508 KB (memory location 0xBD07EFFF).

Affected Silicon Revisions

Device Flash	Device Silicon Revision					
Memory (KB)	A0	A1	B0			
64/256			_			
128						
512	Χ	_	_			

14. Module: Timer1

Timer1 fails to generate interrupts when configured as follows:

- · External Clock Input and
- · Asynchronous Clock and
- Prescaler other than 1:1

Work around

Any other combination of the timer will generate interrupts as expected. For example, Synchronous mode or leaving the prescaler at 1:1.

Affected Silicon Revisions

Device Flash	Device Silicon Revision					
Memory (KB)	A0	A1	B0			
64/256	Χ	Χ	_			
128	Χ	Χ	Χ			
512	Χ	_	_			

15. Module: UART

The UART Automatic baud rate feature is intended to set the baud rate during run-time based on external data input. However, this feature does not function.

Work around

None.

Device Flash	Device Silicon Revision					
Memory (KB)	A0	A1	В0			
64/256	Х	Х	_			
128	Χ	Х	Χ			
512	Χ	_	_			

16. Module: UART

During a RX FIFO overflow condition, the shift register stops receiving data. This causes the UART to lose synchronization with the serial data stream. The only way to recover from this is to turn the UART OFF and ON until it synchronizes. This could require several OFF/ON sequences.

Work arounds

Work around 1:

Avoid the RX overrun condition by ensuring that the UARTx module has a high enough interrupt priority such that other peripheral interrupt processing latencies do not exceed the time to overrun the UART RX buffer based on the application baud rate. Alternately or in addition to, set the URXISEL bits in the UxSTA register to generate an earlier RX interrupt based on RX FIFO fill status to buy more time for interrupt latency processing requirements.

Work around 2:

If avoiding RX FIFO overruns is not possible, implement a ACK/NAK software handshake protocol to repeat lost packet transfers after restoring UART synchronization.

Affected Silicon Revisions

Device Flash	Device Silicon Revision					
Memory (KB)	A0	A1	В0			
64/256	Х	Х	_			
128	Х	Х	Х			
512	Χ	_	_			

17. Module: CTMU

The CTMU module is not functional.

Work around

None.

Affected Silicon Revisions

Device Flash		Devic	vision			
Memory (KB)	A0	A1	B0			
64/256	Х	Х	_			
128	Х	Х	Χ			
512	Х	_	_			

18. Module: ADC

Converting the Internal Band Gap (IVREF) voltage source generates a High-Voltage Detect (HVD) event and aborts the conversion; therefore, this feature is not functional.

Work around

None.

Affected Silicon Revisions

Device Flash	Device Silicon Revision					
Memory (KB)	Α0	A1	В0			
64/256	Χ	Х	_			
128	Χ	Х	Х			
512	Χ	_	_			

19. Module: HVD

On power-up, the High-Voltage Detect Reset, event flag, RCON
HVDR>, is set incorrectly.

On a power-up, only the POR, BOR, and EXTR bits should be set with the proper VCAP bypass capacitor value, as stated in the current data sheet.

Work around

Check the status of the POR bit in the RCON register when checking the HVDR bit. If the POR bit is set, both bits can be cleared as the HVDR bit is a false detection. If the POR bit is clear, the HVDR bit has been correctly detected and can be handled according to the requirements of the application.

Device Flash	Device Silicon Revision					
Memory (KB)	Α0	A1	В0			
64/256	Χ	Х	_			
128	Χ	Х	Χ			
512	X	_	_			

20. Module: Power-Saving Modes

On exit from Sleep mode, both the SLEEP and IDLE status bits in the RCON register are set.

Work around

Add the following code to the user application at the point it wakes from Sleep mode:

```
rcon_var1 = RCON;
// ... enter Sleep mode
if (rcon_var1 & 0x4) Nop();
// If IDLE bit already set previously
// before sleep do nothing
else RCONbits.IDLE = 0x0;
// If IDLE bit is not set previously
// and is after Sleep mode then clear
```

Affected Silicon Revisions

Device Flash	Device Silicon Revision					
Memory (KB)	A0	A1	B0			
64/256	Χ	Х	_			
128	Χ	Х	Χ			
512	Χ	_	_			

21. Module: Flash Memory

When enabled, the Boot Write Protect (BWP) bit inadvertently also protects and overlaps the first page of PWP user program space below 0x1000, (i.e., PWP<7:0> = 0xFE), in addition to the boot segment, regardless of the state of the Program Write Protection (PWP) bits (DEVCFG0<19:12>). If BWP is enabled by setting the BWP bit (DEVCFG0<24>) = 0, users cannot Page Erase or program the first page of the PWP user program space. Only user run-time Page Erase or Program operations are affected, which does not include a Bulk erase of the entire Flash.

Work around

None. Please refer to silicon issues 22 and 23 for related information

Device Flash	Device Silicon Revision					
Memory (KB)	A0	A1	B0			
64	Х	Х	_			
128	Χ	Χ	Χ			
256	Χ	Х	_			
512	Χ	_	_			

22. Module: Flash Memory

The Program Write Protection (PWP) bit field is off by one page relative to the data sheet definition. In silicon, PWP<7:0> = (n + 1), where 'n' is the DEVCFG0<19:12> value as defined in the data sheet.

TABLE 7: PWP BITS (DEVCFG0<19:12>)

Value	Expected	Actual
11111111	Disabled	Disabled
11111110	Memory below 0x01000 is write protected	Disabled
11111101	Memory below 0x02000 is write protected	Memory below 0x01000 is write protected
01111111	Memory below 0x80000 is write protected	Memory below 0x7F000 is write protected

Work around

Set the PWP<7:0> bits (DEVCFG0<19:12>) = (DEVCFG0<PWP> - 1) to correct for the first page protection offset. Please refer to silicon issues 21 and 23 for related information.

Affected Silicon Revisions

Device Flash	Device Silicon Revision					
Memory (KB)	A0	A1	В0			
64	Χ	Х	_			
128	Χ	Х	Х			
256	Χ	Х	_			
512	Χ	_	_			

23. Module: Flash Memory

The Program Write Protection (PWP) bits (DEVCFG0<19:12>) are not enabled unless the Boot Write Protect (BWP) bit (DEVCFG0<24> is also enabled (i.e., = 0).

Work around

None. Please refer to silicon issues 21 and 22 for related information

Device Flash	Device Silicon Revision					
Memory (KB)	Α0	A 1	В0			
64	Χ	Χ	_			
128	Χ	Χ	Χ			
256	Χ	Х	_			
512	Χ	_	_			

Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS60001185**D**):

1. Module: Power-Down Current (IPD)

The Power-Down Current Specifications are being updated to reflect different lpd specifications for GP (3xx) and USB (4xx) parts. Also, the Maximum values for the Module Differential Current were omitted. The following table lists the values.

TABLE 31-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARAG	CTERISTIC	S		Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp					
Param. No.	Typical ⁽²⁾	Maximum	Units		Conditions				
PIC32MX33	0 Devices C	Only							
Power-Dowr	Power-Down Current (lpd) (Note 1)								
DC40k	20	55	μΑ	-40C					
DC40I	38	55	μΑ	+25C	Base Power-Down Current				
DC40n	128	167	μΑ	+85C	base rower-bown current				
DC40m	261	419	μΑ	+105C					
PIC32MX43	0 Devices C	Only							
Power-Dowr	Current (Ip	od) (Note 1)							
DC40k	12	28	μΑ	-40C					
DC40I	21	28	μΑ	+25C	Base Power-Down Current				
DC40n	128	167	μΑ	+85C	Dase Fower-Down Current				
DC40m	261	419	μΑ	+105C					

- Note 1: The test conditions for IPD measurements are as follows:
 - Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
 - OSC2/CLKO is configured as an I/O input pin
 - USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
 - CPU is in Sleep mode, program Flash memory Wait states = 7, Program Cache and Prefetch are disabled and SRAM data memory Wait states = 1
 - No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is set
 - WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
 - All I/O pins are configured as inputs and pulled to Vss
 - MCLR = VDD
 - · RTCC and JTAG are disabled
 - Voltage regulator is off during Sleep mode (VREGS bit in the RCON register = 0)
 - 2: Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
 - 3: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
 - 4: Test conditions for ADC module differential current are as follows: Internal ADC RC oscillator enabled.
 - 5: 120 MHz commercial parts only (0C 70C)

TABLE 31-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD) (CONTINUED)

DC CHARACTERISTICS				Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40 °C \leq TA \leq +85°C for Industrial						
				$-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C} \text{ for V-temp}$						
Param. No.	Typical ⁽²⁾	Maximum	Units	Units Conditions						
PIC32MX350F128 Devices Only										
Power-Down	Current (Ip	od) (Note 1)								
DC40k	31	70	μΑ	-40C						
DC40I	45	70	μΑ	+25C	Base Power-Down Current					
DC40n	175	280	μΑ	+85C	- base Power-Down Current					
DC40m	415	600	μΑ	+105C						
PIC32MX45	0F128 Devi	ces Only								
Power-Down	Current (Ip	od) (Note 1)								
DC40k	19	35	μΑ	-40C						
DC40I	28	35	μΑ	+25C	Base Power-Down Current					
DC40n	175	280	μΑ	+85C	Dase i owei-bown current					
DC40m	415	600	μΑ	+105C						
PIC32MX35	0F256 Devi	ces Only								
Power-Down	Current (Ip	od) (Note 1)								
DC40k	38	80	μΑ	-40C						
DC40I	57	80	μΑ	+25C	Base Power-Down Current					
DC40n	220	352	μΑ	+85C	Dase i Gwei-Down Gunent					
DC40m	513	749	μΑ	+105C						

- Note 1: The test conditions for IPD measurements are as follows:
 - Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
 - OSC2/CLKO is configured as an I/O input pin
 - USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
 - CPU is in Sleep mode, program Flash memory Wait states = 7, Program Cache and Prefetch are disabled and SRAM data memory Wait states = 1
 - No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is set
 - · WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
 - All I/O pins are configured as inputs and pulled to Vss
 - MCLR = VDD
 - · RTCC and JTAG are disabled
 - Voltage regulator is off during Sleep mode (VREGS bit in the RCON register = 0)
 - 2: Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
 - 3: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
 - 4: Test conditions for ADC module differential current are as follows: Internal ADC RC oscillator enabled.
 - 5: 120 MHz commercial parts only (0C 70C)

TABLE 31-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD) (CONTINUED)

DC CHARAC	CTERISTIC	S		Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp						
Param. No.	Typical ⁽²⁾	Maximum	Units	Units Conditions						
PIC32MX45	PIC32MX450F256 Devices Only									
Power-Down Current (lpd) (Note 1)										
DC40k	26	42	μΑ	-40C						
DC40o	26	42	μΑ	0C(5)						
DC40I	26	42	μΑ	+25C	Base Power-Down Current					
DC40p	250	352	μΑ	+70C(5)	Dase Fower-Down Current					
DC40n	250	352	μΑ	+85C						
DC40m	513	749	μΑ	+105C						
PIC32MX37	0 Devices C	Only								
Power-Down	Current (Ip	od) (Note 1)								
DC40k	55	95	μΑ	-40C						
DC40I	81	95	μΑ	+25C	Base Power-Down Current					
DC40n	281	450	μΑ	+85C	Dase I ower-Down Cullent					
DC40m	559	895	μΑ	+105C						

Note 1: The test conditions for IPD measurements are as follows:

- Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
- OSC2/CLKO is configured as an I/O input pin
- USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
- CPU is in Sleep mode, program Flash memory Wait states = 7, Program Cache and Prefetch are disabled and SRAM data memory Wait states = 1
- No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is set
- WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD
- · RTCC and JTAG are disabled
- Voltage regulator is off during Sleep mode (VREGS bit in the RCON register = 0)
- 2: Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
- 4: Test conditions for ADC module differential current are as follows: Internal ADC RC oscillator enabled.
- 5: 120 MHz commercial parts only (0C 70C)

TABLE 31-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD) (CONTINUED)

					litions: 2.3V to 3.6V (unless otherwise stated)				
DC CHARACTERISTICS		Operatir	Operating temperature -40°C ≤ TA ≤ +85°C for Industrial						
				-40° C \leq TA \leq +105 $^{\circ}$ C for V-temp					
Param. No.	Typical ⁽²⁾	Maximum	Units	Units Conditions					
PIC32MX47	0 Devices C	Only							
Power-Down	Current (Ip	d) (Note 1)							
DC40k	33	78	μΑ	-40C					
DC40o	33	78	μΑ	0C(5)					
DC40I	49	78	μΑ	+25C	Base Power-Down Current				
DC40p	281	450	μΑ	+70C(5)	Base Power-Down Current				
DC40n	281	450	μΑ	+85C					
DC40m	559	895	μΑ	+105C					
PIC32MX33	0/350/370/4	30/450/470	Devices (Only					
Module Diffe	rential Curr	ent							
DC41e	6.7	20	μΑ	3V	Watchdog Timer Current: ∆IWDT (Note 3)				
DC42e	29.1	50	μΑ	3V	RTCC + Timer1 w/32 kHz Crystal: ∆IRTCC (Note 3)				
DC43d	1000	1200	μΑ	3V	ADC: ∆IADC (Note 3,4)				

Note 1: The test conditions for IPD measurements are as follows:

- Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
- OSC2/CLKO is configured as an I/O input pin
- USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
- CPU is in Sleep mode, program Flash memory Wait states = 7, Program Cache and Prefetch are disabled and SRAM data memory Wait states = 1
- No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is set
- · WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD
- · RTCC and JTAG are disabled
- Voltage regulator is off during Sleep mode (VREGS bit in the RCON register = 0)
- 2: Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
- 4: Test conditions for ADC module differential current are as follows: Internal ADC RC oscillator enabled.
- 5: 120 MHz commercial parts only (0C 70C)

APPENDIX A: REVISION HISTORY

Rev A Document (4/2013)

Initial release of this document; issued for revision A0 silicon.

Includes silicon issues 1 (ADC), 2 (Clock), 3 (Reserved), 4 (I/O), 5 (5V Tolerant I/O Pins), 6 (Non-5V Tolerant I/O Pins), 7 (I²CTM), 8 (JTAG), and 9 (Watchdog Timer).

Rev B Document (6/2013)

Updated the silicon revision to Rev. A1 and added the PIC32MX350/430/450 devices.

Added silicon issues 10 (Debug), 11 (USB), and 12 (I/O Port). Updated silicon issue 3 (Reserved).

Rev C Document (10/2013)

Added the 512 KB Flash memory devices (PIC32MX370/470).

Updated silicon issue 1 (ADC).

Added silicon issues 13 (Flash Memory) and 14 (Timer1).

Rev D Document (6/2014)

Added Data Sheet Clarification 1 (Packaging) and 2 (Power-Down Current (IPD)).

Rev E Document (2/2015)

The document was updated for silicon revision B0 devices:

- 128 KB devices were moved from Table 1 to Table 2.
- Added separate 128 KB row to Affected Silicon Revisions tables.

Added silicon issues 15 (UART), 16 (UART), 17 (CTMU), 18 (ADC), 19 (HVD), and 20 (Power-Saving Modes), 21 (Flash Memory), 22 (Flash Memory), and 23 (Flash Memory).

Deleted silicon issue 3 (CTMU).

Rev F Document (6/2015)

Deleted Data Sheet Clarification 1 (Packaging).

Added Data Sheet Clarification 1 (Power-Down Current (IPD)).

Updated Table 31-7

NOTES:	

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
 mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC³² logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2013-2015, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63277-500-9

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd.

Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support Web Address:

Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX

Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago

Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi. MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-673-0699

Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing

Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan

Tel: 86-769-8702-9880

China - Hangzhou

Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR

Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

ASIA/PACIFIC

China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai

Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-3019-1500

Japan - Osaka

Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo

Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu

Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang

Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung

Tel: 886-7-213-7828

Taiwan - Taipei

Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf

Tel: 49-2129-3766400

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Pforzheim

Tel: 49-7231-424750

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice

Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399

Fax: 31-416-690340

Poland - Warsaw

Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm

Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

01/27/15