

## Is Now Part of



# ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <a href="https://www.onsemi.com">www.onsemi.com</a>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, emplo



June 2016

# **FDMD8900**

# N-Channel PowerTrench® MOSFET

Q1: 30 V, 66 A, 4 m $\Omega$  Q2: 30 V, 42 A, 5.5 m $\Omega$ 

#### **Features**

#### Q1: N-Channel

- Max  $r_{DS(on)}$  = 4 m $\Omega$  at  $V_{GS}$  = 10 V,  $I_D$  = 19 A
- Max  $r_{DS(on)}$  = 5 m $\Omega$  at  $V_{GS}$  = 4.5 V,  $I_D$  = 17 A
- Max  $r_{DS(on)}$  = 6.5 m $\Omega$  at  $V_{GS}$  = 3.8 V,  $I_D$  = 15 A
- Max  $r_{DS(on)}$  = 8.3 m $\Omega$  at  $V_{GS}$  = 3.5 V,  $I_D$  = 14 A

#### Q2: N-Channel

- Max  $r_{DS(on)}$  = 5.5 m $\Omega$  at  $V_{GS}$  = 10 V,  $I_D$  = 17 A
- Max  $r_{DS(on)}$  = 6.5 m $\Omega$  at  $V_{GS}$  = 4.5 V,  $I_D$  = 15 A
- Max  $r_{DS(on)} = 9 \text{ m}\Omega$  at  $V_{GS} = 3.8 \text{ V}$ ,  $I_D = 13 \text{ A}$
- Max  $r_{DS(on)}$  = 12 m $\Omega$  at  $V_{GS}$  = 3.5 V,  $I_D$  = 12 A
- Ideal for Flexible Layout in Primary Side of Bridge Topology
- Termination is Lead-free and RoHS Compliant
- 100% UIL Tested
- Kelvin High Side MOSFET Drive Pin-out Capability




#### **General Description**

This devices utilizes two optimized N-ch FETs in a dual 3.3x5mm thermally enhanced power package. The HS Source and LS drain are internally connected providing a low source inductance package, helping to provide the best FOM.

#### **Applications**

- Computing
- Buck, Boost and Buck/Boost Applications
- General Purpose POL



Power 3.3 x 5 MOSFET Maximum Ratings  $T_A = 25$  °C unless otherwise noted.

12 G1
11 G1R
10 D2/S1
5-1
<u>-</u> }   ;∃
8 D2/S1
7 D2/S1

Symbol	Parameter			Q1	Q2	Units
$V_{DS}$	Drain to Source Voltage			30	30	V
$V_{GS}$	Gate to Source Voltage			±12	±12	V
	Drain Current -Continuous	T <sub>C</sub> = 25 °C	(Note 5)	66	42	
	-Continuous	T <sub>C</sub> = 100°C	(Note 5)	42	26	Α
'D	-Continuous	T <sub>A</sub> = 25 °C	(Note 1a)	19	17	A
	-Pulsed		(Note 4)	280	210	
E <sub>AS</sub>	Single Pulse Avalanche Energy		(Note 3)	73	54	mJ
В	Power Dissipation	T <sub>C</sub> = 25 °C		27	15	W
$P_{D}$	Power Dissipation	T <sub>A</sub> = 25 °C	(Note 1a)	2.1		VV
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range			-55 to	+150	°C

#### **Thermal Characteristics**

$R_{\theta JC}$	Thermal Resistance, Junction to Case	4.7	8.4	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	6	0	C/VV

### **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
8900	FDMD8900	Power 3.3 x 5	13 "	12 mm	3000 units

# **Electrical Characteristics** $T_J = 25$ °C unless otherwise noted.

Symbol	Parameter	Test Conditions	Туре	Min.	Тур.	Max.	Units
Off Chara	ecteristics						
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	Q1	30			V
DVDSS	Brain to course Breakdown voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	Q2	30			•
$\Delta BV_{DSS}$	Breakdown Voltage Temperature	$I_D$ = 250 $\mu$ A, referenced to 25 °C	Q1	14			mV/°C
$\Delta T_{J}$	Coefficient	$I_D = 250 \mu A$ , referenced to 25 °C	Q2	13			IIIV/ C
	Zara Cata Valtaga Drain Current	V <sub>DS</sub> = 24 V, V <sub>GS</sub> = 0 V	Q1			1	^
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}$	Q2			1	μА
ı	Gate to Source Leakage Current	V <sub>GS</sub> = ±12 V, V <sub>DS</sub> = 0 V	Q1			±100	nA
IGSS	Gale to Source Leakage Current	$V_{GS} = \pm 12 \text{ V}, V_{DS} = 0 \text{ V}$	Q2			±100	IIA

## **On Characteristics**

V	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	Q1	0.8	1.3	2.5	mV
$V_{GS(th)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	Q2	1	1.4	2.5	IIIV
$\Delta V_{GS(th)}$	Gate to Source Threshold Voltage	$I_D$ = 250 $\mu$ A, referenced to 25 °C	Q1	-4			mV/°C
$\Delta T_{J}$	Temperature Coefficient	$I_D$ = 250 $\mu$ A, referenced to 25 °C	Q2	-4			IIIV/ C
		$V_{GS} = 10 \text{ V}, I_D = 19 \text{ A}$			3.4	4	
	$V_{GS} = 4.5 \text{ V}, I_D = 17 \text{ A}$			4	5		
		$V_{GS} = 3.8 \text{ V}, I_D = 15 \text{ A}$	Q1		4.3	6.5	
		$V_{GS} = 3.5 \text{ V}, I_D = 14 \text{ A}$			4.6	8.3	
r	Drain to Source On Resistance	$V_{GS} = 10 \text{ V}, I_D = 19 \text{ A}, T_J = 125 °C$			4.6	6	mΩ
r <sub>DS(on)</sub>	Diain to Source On Resistance	$V_{GS} = 10 \text{ V}, I_D = 17 \text{ A}$			4.5	5.5	11122
		$V_{GS} = 4.5 \text{ V}, I_D = 15 \text{ A}$			5.4	6.5	
		$V_{GS} = 3.8 \text{ V}, I_D = 13 \text{ A}$	Q2		6	9	
		$V_{GS} = 3.5 \text{ V}, I_D = 12 \text{ A}$			6.6	12	
		$V_{GS}$ = 10 V, $I_{D}$ = 17 A , $T_{J}$ =125 °C			5.8	6.9	
a	Forward Transconductance	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 19 A	Q1		86		S
9 <sub>FS</sub>	Torward Transconductance	$V_{DS} = 5 \text{ V}, I_{D} = 17 \text{ A}$	Q2		80		3

## **Dynamic Characteristics**

C <sub>iss</sub>	Input Capacitance	Q1: V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V, f = 1 MHZ	Q1 Q2	1735 1210	2605 1815	pF
C <sub>oss</sub>	Output Capacitance	Q2:	Q1 Q2	462 356	695 535	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHZ}$	Q1 Q2	47 52	75 80	pF
R <sub>g</sub>	Gate Resistance		Q1 Q2	0.8 1.9		Ω


## **Switching Characteristics**

t <sub>d(on)</sub>	Turn-On Delay Time			Q1 Q2	8.7 7.1	17 14	ns
t <sub>r</sub>	Rise Time	Q1: V <sub>DD</sub> = 15 V, I <sub>D</sub> = 19	9 A, R <sub>GEN</sub> = 6 Ω	Q1 Q2	2.3	10 10	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	Q2: V <sub>DD</sub> = 15 V, I <sub>D</sub> = 1	7 A P = 6 O	Q1 Q2	25 22	40 35	ns
t <sub>f</sub>	Fall Time	VDD = 13 V, ID = 1	7 A, NGEN - 0 12	Q1 Q2	2.4 2.3	10 10	ns
Qg	Total Gate Charge	V <sub>GS</sub> = 0 V to 10 V		Q1 Q2	25 19	35 27	nC
Qg	Total Gate Charge	V <sub>GS</sub> = 0 V to 4.5 V	V <sub>DD</sub> = 15 V, I <sub>D</sub> = 19 A	Q1 Q2	12 8.8	17 12	nC
Q <sub>gs</sub>	Gate to Source Gate Charge		Q2: V <sub>DD</sub> = 15 V,	Q1 Q2	3.6 2.7		nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge		I <sub>D</sub> = 17 A	Q1 Q2	2.7 2.6		nC


# **Electrical Characteristics** $T_J$ = 25 °C unless otherwise noted.

Symbol	Parameter	Test Conditions	Type	Min.	Тур.	Max.	Units			
Drain-Sou	Drain-Source Diode Characteristics									
V <sub>SD</sub>	Source to Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 19 \text{ A}$ (Note 2) $V_{GS} = 0 \text{ V}, I_S = 17 \text{ A}$ (Note 2)	Q1 Q2		0.8 0.8	1.2 1.2	V			
t <sub>rr</sub>	Reverse Recovery Time	Q1: I <sub>F</sub> = 19 A, di/dt = 100 A/μs	Q1 Q2		26 22	42 35	ns			
Q <sub>rr</sub>	Reverse Recovery Charge	Q2: I <sub>F</sub> = 17 A, di/dt = 100 A/μs	Q1 Q2		10 7.8	20 16	nC			

1. R<sub>0,1A</sub> is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R<sub>0,1C</sub> is guaranteed by design while R<sub>0,1C</sub> is determined by the user's board design.



a. 60 °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper



b. 130 °C/W when mounted on a minimum pad of 2 oz copper

- 2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty cycle < 2.0 %. 3. Q1: E<sub>AS</sub> of 73 mJ is based on starting T<sub>J</sub> = 25 °C, L = 3 mH, I<sub>AS</sub> = 7 A, V<sub>DD</sub> = 30 V, V<sub>GS</sub> = 10 V. 100% tested at L = 0.1 mH, I<sub>AS</sub> = 25 A. Q2:  $E_{AS}$  of 54 mJ is based on starting  $T_J$  = 25 °C, L = 3 mH,  $I_{AS}$  = 6 A,  $V_{DD}$  = 30 V,  $V_{GS}$  = 10 V. 100% tested at L = 0.1 mH,  $I_{AS}$  = 20 A.
- 4. Pulse Id refers to Figure "Forward Bias Safe Operation Area".
- 5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

## Typical Characteristics (Q1 N-Channel) T<sub>J</sub> = 25°C unless otherwise noted.




Figure 1. On-Region Characteristics




Figure 3. Normalized On Resistance vs. Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 4. On Resistance vs. Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

## Typical Characteristics (Q1 N-Channel) T<sub>J</sub> = 25°C unless otherwise noted.




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Figure 10. Switching Capability




Figure 12. Forward Bias Safe Operating Area




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 11. Maximum Continuous Drain Current vs. Case Temperature




Figure 13. Single Pulse Maximum Power Dissipation

# Typical Characteristics (Q1 N-Channel) T<sub>J</sub> = 25°C unless otherwise noted.




Figure 14. Junction-to-Case Transient Thermal Response Curve

www.fairchildsemi.com

## Typical Characteristics (Q2 N-Channel) T<sub>J</sub> = 25 °C unless otherwise noted.




Figure 14. On- Region Characteristics




Figure 16. Normalized On-Resistance vs. Junction Temperature




Figure 18. Transfer Characteristics




Figure 15. Normalized on-Resistance vs. Drain Current and Gate Voltage




Figure 17. On-Resistance vs. Gate to Source Voltage




Figure 19. Source to Drain Diode Forward Voltage vs. Source Current

## Typical Characteristics (Q2 N-Channel) T<sub>.I</sub> = 25°C unless otherwise noted.




Figure 20. Gate Charge Characteristics




Figure 22. Unclamped Inductive Switching Capability




Figure 24. Forward Bias Safe Operating Area




Figure 21. Capacitance vs. Drain to Source Voltage




Figure 23. Maximum Continuous Drain Current vs. Case Temperature




Figure 25. Single Pulse Maximum Power Dissipation

# Typical Characteristics (Q2 N-Channel) T<sub>J</sub> = 25 °C unless otherwise noted.





Figure 26. Junction-to-Case Transient Thermal Response Curve



## **BOTTOM VIEW**

0.80 0.70

| 0.10 | C | E |
| 0.25 | 0.05 | SEATING
| DETAIL 'A' | SCALE: 2:1

- A) DOES NOT FULLY CONFORM TO JEDEC REGISTRATION, MO-229 DATED 8/2012
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM.
- D) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- E) IT IS RECOMMENDED TO HAVE NO TRACES OR VIAS WITHIN THE KEEP OUT AREA.
- F) DRAWING FILE NAME: MKT-PQFN12BREV1

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdt/Patent-Marking.pdf">www.onsemi.com/site/pdt/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative