## Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <a href="http://www.renesas.com">http://www.renesas.com</a>

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<a href="http://www.renesas.com">http://www.renesas.com</a>)

Send any inquiries to http://www.renesas.com/inquiry.



#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
  of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
  No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
  of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



R8C/L35A Group, R8C/L36A Group, R8C/L38A Group, R8C/L3AA Group, R8C/L35B Group, R8C/L36B Group, R8C/L38B Group, R8C/L3AB Group

Hardware Manual Renesas MCU R8C Family / R8C/Lx Series

All information contained in this material, including products and product specifications at the time of publication of this material, is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

### Notes regarding these materials

- This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
- Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
   You should not use the products or the technology described in this document for the purpose of military
- 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
- 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)
- 5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
- 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
- 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
- 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
  - (1) artificial life support devices or systems
  - (2) surgical implantations
  - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
  - (4) any other purposes that pose a direct threat to human life
  - Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.
- 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
- 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
- 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
- 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

### General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

#### 1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

#### 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

— The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
In a finished product where the reset signal is applied to the external reset pin, the second content is applied to the external reset pin.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

#### 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

#### 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

### 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

# How to Use This Manual

## 1. Purpose and Target Readers

This manual is designed to provide the user with an understanding of the hardware functions and electrical characteristics of the MCU. It is intended for users designing application systems incorporating the MCU. A basic knowledge of electric circuits, logical circuits, and MCUs is necessary in order to use this manual.

The manual comprises an overview of the product; descriptions of the CPU, system control functions, peripheral functions, and electrical characteristics; and usage notes.

Particular attention should be paid to the precautionary notes when using the manual. These notes occur within the body of the text, at the end of each section, and in the Usage Notes section.

The revision history summarizes the locations of revisions and additions. It does not list all revisions. Refer to the text of the manual for details.

The following documents apply to the R8C/L35A Group, R8C/L35B Group, R8C/L36A Group, R8C/L36B Group, R8C/L38A Group, R8C/L38B Group, R8C/L38A Group, R8C/L38B Group, R8C/L3AB Group, R8C/L3AB Group. Make sure to refer to the latest versions of these documents. The newest versions of the documents listed may be obtained from the Renesas Technology Web site.

Document Type	Description	Document Title	Document No.
Datasheet	Hardware overview	R8C/L35A Group,	REJ03B0243
		R8C/L36A Group,	
		R8C/L38A Group,	
		R8C/L3AA Group,	
		R8C/L35B Group,	
		R8C/L36B Group,	
		R8C/L38B Group,	
		R8C/L3AB Group	
		Datasheet	
Hardware manual	Hardware specifications (pin assignments,	R8C/L35A Group,	This hardware
	memory maps, peripheral function	R8C/L36A Group,	manual
	specifications, electrical characteristics) and	R8C/L38A Group,	
	operation description	R8C/L3AA Group,	
	Note: Refer to the application notes for details on	R8C/L35B Group,	
	using peripheral functions.	R8C/L36B Group,	
		R8C/L38B Group,	
		R8C/L3AB Group	
		Hardware Manual	
Software manual	Description of CPU instruction set	R8C/Tiny Series	REJ09B0001
		Software Manual	
Application note	Information on using peripheral functions and	Available from the F	Renesas
	application examples	Technology Corp. w	ebsite.
	Sample programs		
	Information on writing programs in assembly		
	language and C		
Renesas	Product specifications, updates on documents,		
technical update	etc.		

## 2. Notation of Numbers and Symbols

The notation conventions for register names, bit names, numbers, and symbols used in this manual are described below.

### (1) Register Names, Bit Names, and Pin Names

Registers, bits, and pins are referred to in the text by symbols. The symbol is accompanied by the word "register," "bit," or "pin" to distinguish the three categories.

Examples the PM03 bit in the PM0 register

P3\_5 pin, VCC pin

### (2) Notation of Numbers


The indication "b" is appended to numeric values given in binary format. However, nothing is appended to the values of single bits. The indication "h" is appended to numeric values given in hexadecimal format. Nothing is appended to numeric values given in decimal format.

Examples Binary: 11b

Hexadecimal: EFA0h Decimal: 1234

## 3. Register Notation

The symbols and terms used in register diagrams are described below.



\*1

R/W: Read and write.

R: Read only.

W: Write only.

-: Nothing is assigned.

\*2

· Reserved bit

Reserved bit. Set to specified value.

\*3

• Nothing is assigned.

Nothing is assigned to the bit. As the bit may be used for future functions, if necessary, set to 0.

• Do not set to a value.

Operation is not guaranteed when a value is set.

• Function varies according to the operating mode.

The function of the bit varies with the peripheral function mode. Refer to the register diagram for information on the individual modes.

# 4. List of Abbreviations and Acronyms

Abbreviation	Full Form
ACIA	Asynchronous Communication Interface Adapter
bps	bits per second
CRC	Cyclic Redundancy Check
DMA	Direct Memory Access
DMAC	Direct Memory Access Controller
GSM	Global System for Mobile Communications
Hi-Z	High Impedance
IEBus	Inter Equipment Bus
I/O	Input/Output
IrDA	Infrared Data Association
LSB	Least Significant Bit
MSB	Most Significant Bit
NC	Non-Connection
PLL	Phase Locked Loop
PWM	Pulse Width Modulation
SFR	Special Function Register
SIM	Subscriber Identity Module
UART	Universal Asynchronous Receiver/Transmitter
VCO	Voltage Controlled Oscillator

# Table of Contents

SFR Pag	ge Reference	B - 1
1. O	verview	1
1.1	Features	1
1.1.1		
1.1.2	Differences between Groups	2
1.1.3	•	
1.2	Product Lists	7
1.3	Block Diagrams	15
1.4	Pin Assignments	19
1.5	Pin Functions	27
2. Ce	entral Processing Unit (CPU)	29
2.1	Data Registers (R0, R1, R2, and R3)	30
2.2	Address Registers (A0 and A1)	30
2.3	Frame Base Register (FB)	30
2.4	Interrupt Table Register (INTB)	
2.5	Program Counter (PC)	
2.6	User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)	
2.7	Static Base Register (SB)	30
2.8	Flag Register (FLG)	
2.8.1	Carry Flag (C)	
2.8.2	Debug Flag (D)	
2.8.3	Zero Flag (Z)	30
2.8.4	Sign Flag (S)	
2.8.5	Register Bank Select Flag (B)	
2.8.6	Overflow Flag (O)	
2.8.7	Interrupt Enable Flag (I)	
2.8.8	Stack Pointer Select Flag (U)	
2.8.9	Processor Interrupt Priority Level (IPL)	
2.8.1	0 Reserved Bit	
3. M	emory	32
4. Sp	pecial Function Registers (SFRs)	33
5. Re	esets	49
5.1	Registers	52
5.1.1	Processor Mode Register 0 (PM0)	52
5.1.2	Reset Source Determination Register (RSTFR)	52
5.1.3	Option Function Select Register (OFS)	53
5.1.4	Option Function Select Register 2 (OFS2)	54
5.2	Hardware Reset	55
5.2.1	When Power Supply is Stable	55
5.2.2	Power On	55
5.3	Watchdog Timer Reset	57
5.4	Software Reset	57
5.5	Cold Start-Up/Warm Start-Up Determination Function	58
5.6	Reset Source Determination Function	58

6. I/C	) Ports	59
6.1	Introduction	59
6.2	I/O Port Functions	60
6.3	Effect on Peripheral Functions	60
6.4	Pins Other than I/O Ports	60
6.5	Registers	66
6.5.1	Port Pi Direction Register (PDi) (i = 0 to 7, 10 to 13)	66
6.5.2	Port Pi Register (Pi) (i = 0 to 7, 10 to 13)	67
6.5.3	Timer RA Pin Select Register (TRASR)	68
6.5.4	Timer RB/RC Pin Select Register (TRBRCSR)	69
6.5.5	Timer RC Pin Select Register 0 (TRCPSR0)	70
6.5.6	Timer RC Pin Select Register 1 (TRCPSR1)	71
6.5.7	Timer RD Pin Select Register 0 (TRDPSR0)	72
6.5.8	Timer RD Pin Select Register 1 (TRDPSR1)	73
6.5.9	Timer RG Pin Select Register (TRGPSR)	74
6.5.10		
6.5.1	1 UART1 Pin Select Register (U1SR)	75
6.5.17	2 UART2 Pin Select Register 0 (U2SR0)	76
6.5.13	3 UART2 Pin Select Register 1 (U2SR1)	77
6.5.14	4 SSU/IIC Pin Select Register (SSUIICSR)	78
6.5.13	5 Key Input Pin Select Register (KISR)	79
6.5.10	6 INT Interrupt Input Pin Select Register (INTSR)	80
6.5.1	7 I/O Function Pin Select Register (PINSR)	81
6.5.18	8 Port Pi Pull-Up Control Register (PiPUR) (i = 0 to 7)	82
6.5.19	9 Port Pj Pull-Up Control Register (PjPUR) (j = 10 to 13)	82
6.5.20	0 Port P10 Drive Capacity Control Register (P10DRR)	83
6.5.2		
6.5.22		
6.5.23		
6.5.2	4 Input Threshold Control Register 2 (VLT2)	86
6.6	Port Settings	
6.7	Unassigned Pin Handling	105
7. Bu	JS	106
. Б		
3. CI	ock Generation Circuit	108
8.1	Introduction	108
8.2	Registers	111
8.2.1	System Clock Control Register 0 (CM0)	111
8.2.2	System Clock Control Register 1 (CM1)	112
8.2.3	System Clock Control Register 3 (CM3)	113
8.2.4	Oscillation Stop Detection Register (OCD)	114
8.3	XIN Clock	115
8.4	On-Chip Oscillator Clock	116
8.4.1	Low-Speed On-Chip Oscillator Clock	116
8.5	XCIN Clock	117
8.6	CPU Clock and Peripheral Function Clock	118
8.6.1	System Clock	118
862	•	118

8.6.3	Peripheral Function Clock (f1, f2, f4, f8, and f32)	
8.6.4	fOCO-S	118
8.6.5	fOCO128	118
8.6.6	fC-LCD	118
8.6.7	fC, fC2, fC4, and fC32	119
8.6.8	fOCO-WDT	119
8.7	Oscillation Stop Detection Function	
8.7.1	How to Use Oscillation Stop Detection Function	120
8.8	Notes on Clock Generation Circuit	
8.8.1	Oscillation Stop Detection Function	122
8.8.2	Oscillation Circuit Constants	122
8.8.3	XCIN Clock	122
8.8.4	Notes on Using Pins P12_0 and P12_1	
9. Po	ower Control	123
9.1	Introduction	
9.2	Registers	
9.2.1		
9.2.2	,	
9.2.3		
9.2.4		
9.2.5		
9.2.6	$\mathcal{E}$	
9.3	Standard Operating Mode	
9.3.1		
9.3.2	<u>r</u>	
9.3.3	1	
9.4	Wait Mode	
9.4.1	I	
9.4.2	C	
9.4.3		
9.4.4	6	
9.5	Stop Mode	
9.5.1	C - 1	
9.5.2	1	
9.5.3	C - I	
9.6	Power-Off Mode	
9.6.1		
9.6.2	C	
9.6.3		
9.6.4	e	
9.7	Reducing Power Consumption	
9.7.1 9.7.2		
9.7.2 9.7.3		
9.7.3 9.7.4	-	
9.7.4		
9.7.5		
9.7.0		
1,1.1		

11.5.3	Key Input Enable Register 1 (KIEN1)	173
11.6	Address Match Interrupt	174
11.6.1	Address Match Interrupt Enable Register i (AIERi) (i = 0 or 1)	175
11.6.2	Address Match Interrupt Register i (RMADi) (i = 0 or 1)	175
11.7	Interrupts of Timer RC, Timer RD, Timer RG, Synchronous Serial Communication Unit, I <sup>2</sup> C bus	
	Interface, and Flash Memory (Interrupts with Multiple Interrupt Request Sources)	176
11.8	Notes on Interrupts	178
11.8.1	Reading Address 00000h	178
11.8.2	SP Setting	178
11.8.3	External Interrupt, Key Input Interrupt	178
11.8.4	Changing Interrupt Sources	179
11.8.5	Rewriting Interrupt Control Register	180
12. ID (	Code Areas	181
12.1	Introduction	181
12.2	Functions	182
12.3	Forced Erase Function	183
12.4	Standard Serial I/O Mode Disabled Function	
12.5	Notes on ID Code Areas	
12.5.1	Setting Example of ID Code Areas	
13. Op	tion Function Select Area	185
13.1	Introduction	
13.1	Registers	
13.2.1	Option Function Select Register (OFS)	
13.2.1	Option Function Select Register 2 (OFS2)	
13.2.2	Notes on Option Function Select Area	
13.3.1	Setting Example of Option Function Select Area	
14. Wa	tchdog Timer	180
14.1	Introduction	
	Registers	
14.2 14.2.1	Processor Mode Register 1 (PM1)	
14.2.1	Watchdog Timer Reset Register (WDTR)	
14.2.3 14.2.4	Watchdog Timer Start Register (WDTS)	
14.2.4	Count Source Protection Mode Register (CSPR)	
14.2.6 14.2.7	Option Function Select Register (OFS)	
14.2.7	Functional Description	
	•	
14.3.1	Count Source Protection Mode Disabled	
14.3.2		
14.3.3	Count Source Protection Mode Enabled	19/
	C	
15.1	Overview	
15.2	Registers	
15.2.1	DTC Control Register j (DTCCRj) (j = 0 to 23)	200
15 2 2	DTC Block Size Register i (DTBLSi) (i = 0 to 23)	200

15.2.3	DTC Transfer Count Register j (DTCCTj) $(j = 0 \text{ to } 23)$	201
15.2.4	DTC Transfer Count Reload Register j (DTRLDj) (j = 0 to 23)	201
15.2.5	DTC Source Address Register j (DTSARj) (j = 0 to 23)	201
15.2.6	DTC Destination Register j (DTDARj) (j = 0 to 23)	201
15.2.7	DTC Activation Enable Register i (DTCENi) (i = 0 to 6)	202
15.2.8	DTC Activation Control Register (DTCTL)	203
15.3 Fu	nction Description	204
15.3.1	Overview	204
15.3.2	Activation Sources	204
15.3.3	Control Data Allocation and DTC Vector Table	206
15.3.4	Normal Mode	211
15.3.5	Repeat Mode	212
15.3.6	Chain Transfers	213
15.3.7	Interrupt Sources	213
15.3.8	Operation Timings	214
15.3.9	Number of DTC Execution Cycles	
15.3.10	DTC Activation Source Acknowledgement and Interrupt Source Flags	
	otes on DTC	
15.4.1	DTC activation source	
15.4.2	DTCENi (i = 0 to 6) Registers	
15.4.3	Peripheral Modules	
15.4.4	Interrupt Request	
	RA	
	troduction	
	egisters	
17.2.1	Timer RA Control Register (TRACR)	
17.2.2	Timer RA I/O Control Register (TRAIOC)	
17.2.3	Timer RA Mode Register (TRAMR)	
17.2.4	Timer RA Prescaler Register (TRAPRE)	
17.2.5	Timer RA Register (TRA)	
17.2.6	Timer RA Pin Select Register (TRASR)	
	mer Mode	
17.3.1	Timer RA I/O Control Register (TRAIOC) in Timer Mode	
17.3.2	Timer Write Control during Count Operation	
	ilse Output Mode	
17.4.1	Timer RA I/O Control Register (TRAIOC) in Pulse Output Mode	
	vent Counter Mode	
17.5.1	Timer RA I/O Control Register (TRAIOC) in Event Counter Mode	
	ilse Width Measurement Mode	
17.6.1	Timer RA I/O Control Register (TRAIOC) in Pulse Width Measurement Mode .	
17.6.2	Operating Example	
	ilse Period Measurement Mode	
17.7.1	Timer RA I/O Control Register (TRAIOC) in Pulse Period Measurement Mode	
17.7.2	Operating Example	
17.8 No	otes on Timer RA	236

18. Timer	<sup>,</sup> RB	237
18.1 In	itroduction	237
18.2 R	egisters	238
18.2.1	Timer RB Control Register (TRBCR)	238
18.2.2	Timer RB One-Shot Control Register (TRBOCR)	238
18.2.3	Timer RB I/O Control Register (TRBIOC)	239
18.2.4	Timer RB Mode Register (TRBMR)	239
18.2.5	Timer RB Prescaler Register (TRBPRE)	240
18.2.6	Timer RB Secondary Register (TRBSC)	240
18.2.7	Timer RB Primary Register (TRBPR)	241
18.2.8	Timer RB/RC Pin Select Register (TRBRCSR)	241
18.3 T	imer Mode	242
18.3.1	Timer RB I/O Control Register (TRBIOC) in Timer Mode	242
18.3.2	Timer Write Control during Count Operation	243
18.4 Pr	rogrammable Waveform Generation Mode	245
18.4.1	Timer RB I/O Control Register (TRBIOC) in Programmable Waveform Generation Mode	246
18.4.2	Operating Example	247
18.5 Pr	rogrammable One-shot Generation Mode	248
18.5.1	Timer RB I/O Control Register (TRBIOC) in Programmable One-Shot Generation Mode	249
18.5.2	Operating Example	250
18.5.3	One-Shot Trigger Selection	251
18.6 Pr	rogrammable Wait One-Shot Generation Mode	252
18.6.1	Timer RB I/O Control Register (TRBIOC) in Programmable Wait One-Shot Generation Mode	253
18.6.2	Operating Example	254
18.7 N	otes on Timer RB	255
18.7.1	Timer Mode	255
18.7.2	Programmable Waveform Generation Mode	255
18.7.3	Programmable One-Shot Generation Mode	256
18.7.4	Programmable Wait One-shot Generation Mode	256
19. Timer	<sup>+</sup> RC	257
19.1 In	stroduction	257
19.2 R	egisters	259
19.2.1	Module Standby Control Register (MSTCR)	
19.2.2	Timer RC Mode Register (TRCMR)	
19.2.3	Timer RC Control Register 1 (TRCCR1)	262
19.2.4	Timer RC Interrupt Enable Register (TRCIER)	
19.2.5	Timer RC Status Register (TRCSR)	263
19.2.6	Timer RC I/O Control Register 0 (TRCIOR0)	
19.2.7	Timer RC I/O Control Register 1 (TRCIOR1)	
19.2.8	Timer RC Counter (TRC)	
19.2.9	Timer RC General Registers A, B, C, and D (TRCGRA, TRCGRB, TRCGRC, TRCGRD)	265
19.2.10	Timer RC Control Register 2 (TRCCR2)	
19.2.11	Timer RC Digital Filter Function Select Register (TRCDF)	
19.2.12	Timer RC Output Master Enable Register (TRCOER)	268
19.2.13	Timer RC Trigger Control Register (TRCADCR)	268
19.2.14	Timer RB/RC Pin Select Register (TRBRCSR)	269
19.2.15	Timer RC Pin Select Register 0 (TRCPSR0)	270
19 2 16	Timer RC Pin Select Register 1 (TRCPSR1)	271

19.3	Common Items for Multiple Modes	272
19.3.1	Count Source	272
19.3.2	Buffer Operation	273
19.3.3	Digital Filter	275
19.3.4	Forced Cutoff of Pulse Output	276
19.4	Timer Mode (Input Capture Function)	278
19.4.1	Timer RC I/O Control Register 0 (TRCIOR0) in Timer Mode (Input Capture Function)	280
19.4.2	Timer RC I/O Control Register 1 (TRCIOR1) in Timer Mode (Input Capture Function)	281
19.4.3	Operating Example	282
19.5	Timer Mode (Output Compare Function)	283
19.5.1	Timer RC Control Register 1 (TRCCR1) in Timer Mode (Output Compare Function)	285
19.5.2	Timer RC I/O Control Register 0 (TRCIOR0) in Timer Mode (Output Compare Function)	286
19.5.3	Timer RC I/O Control Register 1 (TRCIOR1) in Timer Mode (Output Compare Function)	287
19.5.4	Timer RC Control Register 2 (TRCCR2) in Timer Mode (Output Compare Function)	288
19.5.5	Operating Example	289
19.5.6	Changing Output Pins in Registers TRCGRC and TRCGRD	290
19.6	PWM Mode	292
19.6.1	Timer RC Control Register 1 (TRCCR1) in PWM Mode	294
19.6.2	Timer RC Control Register 2 (TRCCR2) in PWM Mode	295
19.6.3	Operating Example	296
19.7	PWM2 Mode	298
19.7.1	Timer RC Control Register 1 (TRCCR1) in PWM2 Mode	300
19.7.2	Timer RC Control Register 2 (TRCCR2) in PWM2 Mode	301
19.7.3	Timer RC Digital Filter Function Select Register (TRCDF) in PWM2 Mode	302
19.7.4	Operating Example	303
19.8	Timer RC Interrupt	306
19.9	Notes on Timer RC	307
19.9.1	TRC Register	307
19.9.2	TRCSR Register	307
19.9.3	Count Source Switching	307
19.9.4	Input Capture Function	307
19.9.5	TRCMR Register in PWM2 Mode	307
20. Tim	er RD	308
20.1	Introduction	308
20.2	Common Items for Multiple Modes	
20.2.1	Count Sources	310
20.2.2	Buffer Operation	311
20.2.3	Synchronous Operation	
20.2.4	Pulse Output Forced Cutoff	
20.3	Input Capture Function	316
20.3.1	Module Standby Control Register (MSTCR)	
20.3.2	Timer RD Control Expansion Register (TRDECR)	
20.3.3	Timer RD Start Register (TRDSTR) for Input Capture Function	
20.3.4	Timer RD Mode Register (TRDMR) for Input Capture Function	
20.3.5	Timer RD PWM Mode Register (TRDPMR) for Input Capture Function	
20.3.6	Timer RD Function Control Register (TRDFCR) for Input Capture Function	
20.3.7	Timer RD Digital Filter Function Select Register i (TRDDFi) (i = 0 or 1) for Input Capture F	

20.3.8	Timer RD Control Register i (TRDCRi) (i = 0 or 1) for Input Capture Function	322
20.3.9	Timer RD I/O Control Register Ai (TRDIORAi) (i = 0 or 1) for Input Capture Function	323
20.3.10	Timer RD I/O Control Register Ci (TRDIORCi) (i = 0 or 1) for Input Capture Function	324
20.3.11	Timer RD Status Register i (TRDSRi) (i = 0 or 1) for Input Capture Function	325
20.3.12	Timer RD Interrupt Enable Register i (TRDIERi) (i = 0 or 1) for Input Capture Function	326
20.3.13	Timer RD Counter i (TRDi) (i = 0 or 1) for Input Capture Function	326
20.3.14	Timer RD General Registers Ai, Bi, Ci, and Di (TRDGRAi, TRDGRBi, TRDGRCi, TRDGRDi)	
	(i = 0 or 1) for Input Capture Function	327
20.3.15	Timer RD Pin Select Register 0 (TRDPSR0)	
20.3.16	Timer RD Pin Select Register 1 (TRDPSR1)	329
20.3.17	Operating Example	330
20.3.18	Digital Filter	331
20.4 O	output Compare Function	
20.4.1	Module Standby Control Register (MSTCR)	334
20.4.2	Timer RD Control Expansion Register (TRDECR)	
20.4.3	Timer RD Trigger Control Register (TRDADCR)	335
20.4.4	Timer RD Start Register (TRDSTR) for Output Compare Function	336
20.4.5	Timer RD Mode Register (TRDMR) for Output Compare Function	337
20.4.6	Timer RD PWM Mode Register (TRDPMR) for Output Compare Function	337
20.4.7	Timer RD Function Control Register (TRDFCR) for Output Compare Function	338
20.4.8	Timer RD Output Master Enable Register 1 (TRDOER1) for Output Compare Function	339
20.4.9	Timer RD Output Master Enable Register 2 (TRDOER2) for Output Compare Function	339
20.4.10	Timer RD Output Control Register (TRDOCR) for Output Compare Function	340
20.4.11	Timer RD Control Register i (TRDCRi) (i = 0 or 1) for Output Compare Function	341
20.4.12	Timer RD I/O Control Register Ai (TRDIORAi) (i = 0 or 1) for Output Compare Function	342
20.4.13	Timer RD I/O Control Register Ci (TRDIORCi) (i = 0 or 1) for Output Compare Function	343
20.4.14	Timer RD Status Register i (TRDSRi) (i = 0 or 1) for Output Compare Function	344
20.4.15	Timer RD Interrupt Enable Register i (TRDIERi) (i = 0 or 1) for Output Compare Function	345
20.4.16	Timer RD Counter i (TRDi) (i = 0 or 1) for Output Compare Function	345
20.4.17	Timer RD General Registers Ai, Bi, Ci, and Di (TRDGRAi, TRDGRBi, TRDGRCi, TRDGRDi)	
	(i = 0 or 1) for Output Compare Function	
20.4.18	Timer RD Pin Select Register 0 (TRDPSR0)	
20.4.19	Timer RD Pin Select Register 1 (TRDPSR1)	348
20.4.20	Operating Example	
20.4.21	Changing Output Pins in Registers TRDGRCi (i = 0 or 1) and TRDGRDi	
20.4.22	A/D Trigger Generation	352
20.5 P	WM Mode	353
20.5.1	Module Standby Control Register (MSTCR)	
20.5.2	Timer RD Control Expansion Register (TRDECR)	356
20.5.3	Timer RD Trigger Control Register (TRDADCR)	356
20.5.4	Timer RD Start Register (TRDSTR) in PWM Mode	357
20.5.5	Timer RD Mode Register (TRDMR) in PWM Mode	357
20.5.6	Timer RD PWM Mode Register (TRDPMR) in PWM Mode	358
20.5.7	Timer RD Function Control Register (TRDFCR) in PWM Mode	358
20.5.8	Timer RD Output Master Enable Register 1 (TRDOER1) in PWM Mode	359
20.5.9	Timer RD Output Master Enable Register 2 (TRDOER2) in PWM Mode	359
20.5.10	Timer RD Output Control Register (TRDOCR) in PWM Mode	360
20.5.11	Timer RD Control Register i (TRDCRi) (i = 0 or 1) in PWM Mode	360
20.5.12	Timer RD Status Register i (TRDSRi) (i = 0 or 1) in PWM Mode	361

.5.13	Timer RD Interrupt Enable Register i (TRDIERi) (i = 0 or 1) in PWM Mode	362
5.14	Timer RD PWM Mode Output Level Control Register i (TRDPOCRi) ( $i = 0$ or 1) in PWM Mode .	362
.5.15	Timer RD Counter i (TRDi) (i = 0 or 1) in PWM Mode	363
5.16	Timer RD General Registers Ai, Bi, Ci, and Di (TRDGRAi, TRDGRBi, TRDGRCi, TRDGRDi)	
	(i = 0 or 1) in PWM Mode	
.5.17	Timer RD Pin Select Register 0 (TRDPSR0)	365
.5.18	Timer RD Pin Select Register 1 (TRDPSR1)	366
.5.19	Operating Example	367
.5.20	A/D Trigger Generation	369
R	eset Synchronous PWM Mode	370
.6.1	Module Standby Control Register (MSTCR)	372
.6.2	Timer RD Control Expansion Register (TRDECR)	373
.6.3	Timer RD Trigger Control Register (TRDADCR)	373
.6.4	Timer RD Start Register (TRDSTR) in Reset Synchronous PWM Mode	374
.6.5	Timer RD Mode Register (TRDMR) in Reset Synchronous PWM Mode	374
.6.6	Timer RD Function Control Register (TRDFCR) in Reset Synchronous PWM Mode	375
.6.7	Timer RD Output Master Enable Register 1 (TRDOER1) in Reset Synchronous PWM Mode	376
.6.8	Timer RD Output Master Enable Register 2 (TRDOER2) in Reset Synchronous PWM Mode	376
.6.9	Timer RD Control Register 0 (TRDCR0) in Reset Synchronous PWM Mode	377
6.10	Timer RD Status Register i (TRDSRi) (i = 0 or 1) in Reset Synchronous PWM Mode	378
6.11	Timer RD Interrupt Enable Register i (TRDIERi) (i = 0 or 1) in Reset Synchronous PWM Mode	379
.6.12	Timer RD Counter 0 (TRD0) in Reset Synchronous PWM Mode	379
.6.13	Timer RD General Registers Ai, Bi, Ci, and Di (TRDGRAi, TRDGRBi, TRDGRCi, TRDGRDi)	
	(i = 0 or 1) in Reset Synchronous PWM Mode	380
.6.14	Timer RD Pin Select Register 0 (TRDPSR0)	381
.6.15	Timer RD Pin Select Register 1 (TRDPSR1)	382
.6.16	Operating Example	383
.6.17	A/D Trigger Generation	384
C	omplementary PWM Mode	385
.7.1	Module Standby Control Register (MSTCR)	387
.7.2	Timer RD Control Expansion Register (TRDECR)	387
.7.3	Timer RD Trigger Control Register (TRDADCR)	388
.7.4	Timer RD Start Register (TRDSTR) in Complementary PWM Mode	389
.7.5	Timer RD Mode Register (TRDMR) in Complementary PWM Mode	389
.7.6	Timer RD Function Control Register (TRDFCR) in Complementary PWM Mode	390
.7.7	Timer RD Output Master Enable Register 1 (TRDOER1) in Complementary PWM Mode	391
.7.8	Timer RD Output Master Enable Register 2 (TRDOER2) in Complementary PWM Mode	391
.7.9	Timer RD Control Register i (TRDCRi) (i = 0 or 1) in Complementary PWM Mode	392
7.10	Timer RD Status Register i (TRDSRi) (i = 0 or 1) in Complementary PWM Mode	393
7.11	Timer RD Interrupt Enable Register i (TRDIERi) (i = 0 or 1) in Complementary PWM Mode	394
.7.12	Timer RD Counter 0 (TRD0) in Complementary PWM Mode	394
.7.13	Timer RD Counter 1 (TRD1) in Complementary PWM Mode	395
7.14	Timer RD General Registers Ai, Bi, C1, and Di (TRDGRAi, TRDGRBi, TRDGRC1, TRDGRDi)	)
	(i = 0 or 1) in Complementary PWM Mode	395
7.15	Timer RD Pin Select Register 0 (TRDPSR0)	397
7.16	Timer RD Pin Select Register 1 (TRDPSR1)	398
.7.17	Operating Example	399
.7.18	Transfer Timing from Buffer Register	401
.7.19	A/D Trigger Generation	401
	5.14 5.15 5.16 5.17 5.18 5.19 5.20 6.1 6.2 6.3 6.4 6.5 6.6 6.7 6.8 6.10 6.11 6.12 6.13 6.14 6.15 6.16 6.17 7.1 7.2 7.3 7.4 7.5 7.6 7.7 7.8 7.9 7.10 7.11 7.12 7.13 7.14 7.15 7.16 7.17 7.18	5.14 Timer RD PWM Mode Output Level Control Register i (TRDPOCRi) (i = 0 or 1) in PWM Mode 5.15 Timer RD Counter i (TRDi) (i = 0 or 1) in PWM Mode 5.16 Timer RD General Registers Ai, Bi, Ci, and Di (TRDGRAi, TRDGRBi, TRDGRCi, TRDGRDi) (i = 0 or 1) in PWM Mode 5.17 Timer RD Pin Select Register 0 (TRDPSR0) 5.18 Timer RD Pin Select Register 1 (TRDPSR1) 5.19 Operating Example 6.20 A/D Trigger Generation 6.21 Reset Synchronous PWM Mode 6.22 Timer RD Control Expansion Register (TRDECR) 6.23 Timer RD Trigger Control Register (TRDECR) 6.34 Timer RD Trigger Control Register (TRDADCR) 6.55 Timer RD Mode Register (TRDFR) in Reset Synchronous PWM Mode 6.66 Timer RD Mode Register (TRDFR) in Reset Synchronous PWM Mode 6.75 Timer RD Output Master Enable Register 1 (TRDOER1) in Reset Synchronous PWM Mode 6.86 Timer RD Output Master Enable Register 2 (TRDGER2) in Reset Synchronous PWM Mode 6.87 Timer RD Control Register (TRDSR0) in Reset Synchronous PWM Mode 6.88 Timer RD Control Register (TRDSR0) in Reset Synchronous PWM Mode 6.99 Timer RD Status Register i (TRDSR0) in Reset Synchronous PWM Mode 6.10 Timer RD Status Register i (TRDSR0) in Reset Synchronous PWM Mode 6.11 Timer RD Interrupt Enable Register i (TRDIERi) (i = 0 or 1) in Reset Synchronous PWM Mode 6.12 Timer RD General Registers i (TRDIERi) (i = 0 or 1) in Reset Synchronous PWM Mode 6.13 Timer RD General Registers i (TRDIERi) (i = 0 or 1) in Reset Synchronous PWM Mode 6.14 Timer RD Interrupt Enable Register (TRDIERi) (i = 0 or 1) in Reset Synchronous PWM Mode 6.15 Timer RD General Registers (TRDFR) 6.16 (i = 0 or 1) in Reset Synchronous PWM Mode 6.17 Timer RD General Registers (TRDFR) 6.18 Timer RD General Registers (TRDFR) 6.19 Timer RD General Register (TRDFR) 7.10 Timer RD Status Register (TRDFR) 7.21 Timer RD Status Register (TRDFR) 7.22 Timer RD Control Register (TRDFR) 7.33 Timer RD Function Control Register (TRDFR) 7.44 Timer RD Status Register (TRDFR) 7.55 Timer RD Control Register (TRDFR) 7.65 Timer RD Control Register (TRDFR) 7.75 Timer RD Control Register

20.8 P	WM3 Mode	402
20.8.1	Module Standby Control Register (MSTCR)	404
20.8.2	Timer RD Control Expansion Register (TRDECR)	404
20.8.3	Timer RD Trigger Control Register (TRDADCR)	405
20.8.4	Timer RD Start Register (TRDSTR) in PWM3 Mode	406
20.8.5	Timer RD Mode Register (TRDMR) in PWM3 Mode	406
20.8.6	Timer RD Function Control Register (TRDFCR) in PWM3 Mode	407
20.8.7	Timer RD Output Master Enable Register 1 (TRDOER1) in PWM3 Mode	408
20.8.8	Timer RD Output Master Enable Register 2 (TRDOER2) in PWM3 Mode	408
20.8.9	Timer RD Output Control Register (TRDOCR) in PWM3 Mode	409
20.8.10	Timer RD Control Register 0 (TRDCR0) in PWM3 Mode	410
20.8.11	Timer RD Status Register i (TRDSRi) (i = 0 or 1) in PWM3 Mode	411
20.8.12	Timer RD Interrupt Enable Register i (TRDIERi) (i = 0 or 1) in PWM3 Mode	412
20.8.13	Timer RD Counter 0 (TRD0) in PWM3 Mode	412
20.8.14	Timer RD General Registers Ai, Bi, Ci, and Di (TRDGRAi, TRDGRBi, TRDGRCi, TRDGRCi (i = 0 or 1) in PWM3 Mode	
20.8.15	Timer RD Pin Select Register 0 (TRDPSR0)	415
20.8.16	Timer RD Pin Select Register 1 (TRDPSR1)	416
20.8.17	Operating Example	417
20.8.18	A/D Trigger Generation	418
20.9 T	imer RD Interrupt	419
20.10 N	Notes on Timer RD	421
20.10.1	TRDSTR Register	421
20.10.2	TRDi Register (i = 0 or 1)	421
20.10.3	TRDSRi Register (i = 0 or 1)	421
20.10.4	Count Source Switching	422
20.10.5	Input Capture Function	422
20.10.6	Reset Synchronous PWM Mode	422
20.10.7	Complementary PWM Mode	423
	r RE	
	ntroduction	
	teal-Time Clock Mode	
21.2.1	Timer RE Second Data Register (TRESEC) in Real-Time Clock Mode	
21.2.2	Timer RE Minute Data Register (TREMIN) in Real-Time Clock Mode	
21.2.3	Timer RE Hour Data Register (TREHR) in Real-Time Clock Mode	
21.2.4	Timer RE Day of Week Data Register (TREWK) in Real-Time Clock Mode	
21.2.5	Timer RE Control Register 1 (TRECR1) in Real-Time Clock Mode	
21.2.6	Timer RE Control Register 2 (TRECR2) in Real-Time Clock Mode	
21.2.7	Timer RE Count Source Select Register (TRECSR) in Real-Time Clock Mode	
21.2.8	Operating Example	
	Output Compare Mode	
21.3.1	Timer RE Counter Data Register (TRESEC) in Output Compare Mode	
21.3.2	Timer RE Compare Data Register (TREMIN) in Output Compare Mode	
21.3.3	Timer RE Control Register 1 (TRECR1) in Output Compare Mode	
21.3.4	Timer RE Control Register 2 (TRECR2) in Output Compare Mode	
21.3.5	Timer RE Count Source Select Register (TRECSR) in Output Compare Mode	
21.3.6	Operating Example	
21 / N	Jotes on Timer DE	4.4.1

21.4.1	Reset	441
21.4.2	Starting and Stopping Count	441
21.4.3	Register Setting	441
21.4.4	Time Reading Procedure in Real-Time Clock Mode	443
	er RG	
	Introduction	
22.2	Registers	
22.2.1	Timer RG Mode Register (TRGMR)	446
22.2.2	Timer RG Count Control Register (TRGCNTC)	447
22.2.3	Timer RG Control Register (TRGCR)	
22.2.4	Timer RG Interrupt Enable Register (TRGIER)	449
22.2.5	Timer RG Status Register (TRGSR)	450
22.2.6	Timer RG I/O Control Register (TRGIOR)	451
22.2.7	Timer RG Counter (TRG)	452
22.2.8	Timer RG General Register A, B, C, D (TRGGRA, TRGGRB, TRGGRC, TRGGRD)	453
22.2.9	Timer RG Pin Select Register (TRGPSR)	454
22.3	Common Items for Multiple Modes	455
22.3.1	Count Sources	455
22.3.2	Buffer Operation	456
22.3.3	Digital Filter	458
22.4	Timer Mode (Input Capture Function)	459
22.4.1	Timer RG I/O Control Register (TRGIOR) in Timer Mode (Input Capture Function)	
22.4.2	Procedure Example for Setting Input Capture Operation	
22.4.3	Input Capture Signal Timing	
22.4.4	Operating Example	
22.5	Timer Mode (Output Compare Function)	
22.5.1	Timer RG I/O Control Register (TRGIOR) in Timer Mode (Output Compare Function)	
22.5.2	Procedure Example for Setting Waveform Output by Compare Match	
22.5.3	Output-Compare Output Timing	
22.5.4	Operating Example	
	PWM Mode	
22.6.1	Procedure Example for Setting PWM Mode	
22.6.2	Operating Example	
	Phase Counting Mode	
22.7.1	Timer RG Control Register (TRGCR) in Phase Counting Mode	
22.7.2	Procedure Example for Setting Phase Counting Mode	
22.7.3	Operating Example	
	Timer RG Interrupt	
	Notes on Timer RG	
22.9.1	Phase Difference, Overlap, and Pulse Width in Phase Counting Mode	
22.9.2	Timer RG Counter (TRG)	
23. Seri	al Interface (UARTi (i = 0 or 1))	477
23.1	Introduction	477
23.2	Registers	479
23.2.1	UARTi Transmit/Receive Mode Register (UiMR) (i = 0 or 1)	
23.2.2	UARTi Bit Rate Register (UiBRG) (i = 0 or 1)	479
23 2 3	UARTi Transmit Ruffer Register (UiTR) (i = 0 or 1)	480

23.2.4	UARTi Transmit/Receive Control Register 0 (UiC0) (i = 0 or 1)	481
23.2.5	UARTi Transmit/Receive Control Register 1 (UiC1) (i = 0 or 1)	481
23.2.6	UARTi Receive Buffer Register (UiRB) (i = 0 or 1)	482
23.2.7	UART0 Pin Select Register (U0SR)	483
23.2.8	UART1 Pin Select Register (U1SR)	484
23.3 C	lock Synchronous Serial I/O Mode	485
23.3.1	Measure for Dealing with Communication Errors	489
23.3.2	Polarity Select Function	489
23.3.3	LSB First/MSB First Select Function	490
23.3.4	Continuous Receive Mode	490
23.4 C	lock Asynchronous Serial I/O (UART) Mode	491
23.4.1	Bit Rate	496
23.4.2	Measure for Dealing with Communication Errors	497
23.5 N	otes on Serial Interface (UARTi (i = 0 or 1))	498
24. Seria	I Interface (UART2)	499
24.1 In	ntroduction	499
24.2 R	egisters	501
24.2.1	UART2 Transmit/Receive Mode Register (U2MR)	501
24.2.2	UART2 Bit Rate Register (U2BRG)	501
24.2.3	UART2 Transmit Buffer Register (U2TB)	502
24.2.4	UART2 Transmit/Receive Control Register 0 (U2C0)	503
24.2.5	UART2 Transmit/Receive Control Register 1 (U2C1)	504
24.2.6	UART2 Receive Buffer Register (U2RB)	505
24.2.7	UART2 Digital Filter Function Select Register (URXDF)	506
24.2.8	UART2 Special Mode Register 5 (U2SMR5)	506
24.2.9	UART2 Special Mode Register 4 (U2SMR4)	507
24.2.10	UART2 Special Mode Register 3 (U2SMR3)	507
24.2.11	UART2 Special Mode Register 2 (U2SMR2)	508
24.2.12	UART2 Special Mode Register (U2SMR)	508
24.2.13	UART2 Pin Select Register 0 (U2SR0)	509
24.2.14	UART2 Pin Select Register 1 (U2SR1)	510
24.3 C	lock Synchronous Serial I/O Mode	511
24.3.1	Measure for Dealing with Communication Errors	515
24.3.2	CLK Polarity Select Function	515
24.3.3	LSB First/MSB First Select Function	516
24.3.4	Continuous Receive Mode	516
24.3.5	Serial Data Logic Switching Function	517
24.3.6	CTS/RTS Function	518
24.4 C	lock Asynchronous Serial I/O (UART) Mode	519
24.4.1	Bit Rate	523
24.4.2	Measure for Dealing with Communication Errors	524
24.4.3	LSB First/MSB First Select Function	524
24.4.4	Serial Data Logic Switching Function	525
24.4.5	TXD and RXD I/O Polarity Inverse Function	525
24.4.6	CTS/RTS Function	526
24.4.7	RXD2 Digital Filter Select Function	526
24.5 S <sub>1</sub>	pecial Mode 1 (I <sup>2</sup> C Mode)	527
24.5.1	Detection of Start and Stop Conditions	533

24.5.2	Output of Start and Stop Conditions	534
24.5.3	Transfer Clock	535
24.5.4	SDA Output	535
24.5.5	SDA Input	535
24.5.6	ACK and NACK	535
24.5.7	Initialization of Transmission/Reception	536
24.6 N	Multiprocessor Communication Function	537
24.6.1	Multiprocessor Transmission	540
24.6.2	Multiprocessor Reception	
24.6.3	RXD2 Digital Filter Select Function	
24.7 N	Notes on Serial Interface (UART2)	
24.7.1	Clock Synchronous Serial I/O Mode	
24.7.2	Clock Asynchronous Serial I/O (UART) Mode	
24.7.3	Special Mode 1 (I <sup>2</sup> C Mode)	
OF Class	le Cimphyanau a Carriel Interfere	F.40
	k Synchronous Serial Interface	
25.1 N	Mode Selection	540
26. Sync	chronous Serial Communication Unit (SSU)	547
26.1 I	ntroduction	547
	Registers	
26.2.1	Module Standby Control Register (MSTCR)	
26.2.2	SSU/IIC Pin Select Register (SSUIICSR)	
26.2.3	SS Bit Counter Register (SSBR)	
26.2.4	SS Transmit Data Register (SSTDR)	
26.2.5	SS Receive Data Register (SSRDR)	
26.2.6	SS Control Register H (SSCRH)	
26.2.7	SS Control Register L (SSCRL)	
26.2.8	SS Mode Register (SSMR)	
26.2.9	SS Enable Register (SSER)	
26.2.10	SS Status Register (SSSR)	
26.2.11	SS Mode Register 2 (SSMR2)	
	Common Items for Multiple Modes	
26.3.1	Transfer Clock	
26.3.2	SS Shift Register (SSTRSR)	
26.3.3	Interrupt Requests	
26.3.4	Communication Modes and Pin Functions	
	Clock Synchronous Communication Mode	
26.4.1	Initialization in Clock Synchronous Communication Mode	
26.4.2	Data Transmission	
26.4.3	Data Reception	
	Operation in 4-Wire Bus Communication Mode	
26.5.1	Initialization in 4-Wire Bus Communication Mode	
26.5.2	Data Transmission	
26.5.3	Data Reception	
26.5.4	SCS Pin Control and Arbitration	
	Jotes on Synchronous Serial Communication Unit (SSU)	577

27. l <sup>2</sup> (	C bus Interface	578
27.1	Introduction	578
27.2	Registers	581
27.2.	1 Module Standby Control Register (MSTCR)	581
27.2.	2 SSU/IIC Pin Select Register (SSUIICSR)	581
27.2.	3 I/O Function Pin Select Register (PINSR)	582
27.2.	4 IIC bus Transmit Data Register (ICDRT)	583
27.2.	5 IIC bus Receive Data Register (ICDRR)	583
27.2.	6 IIC bus Control Register 1 (ICCR1)	584
27.2.	7 IIC bus Control Register 2 (ICCR2)	585
27.2.	8 IIC bus Mode Register (ICMR)	586
27.2.	9 IIC bus Interrupt Enable Register (ICIER)	587
27.2.	10 IIC bus Status Register (ICSR)	588
27.2.	11 Slave Address Register (SAR)	589
27.2.	12 IIC bus Shift Register (ICDRS)	589
27.3	Common Items for Multiple Modes	590
27.3.	1 Transfer Clock	590
27.3.	2 SDA Pin Digital Delay Selection	592
27.3.	3 Interrupt Requests	593
27.4	I <sup>2</sup> C bus Interface Mode	594
27.4.	1 I <sup>2</sup> C bus Format	594
27.4.	2 Master Transmit Operation	595
27.4.	3 Master Receive Operation	597
27.4.	4 Slave Transmit Operation	600
27.4.:	5 Slave Receive Operation	603
27.5	Clock Synchronous Serial Mode	605
27.5.	1 Clock Synchronous Serial Format	605
27.5.	2 Transmit Operation	606
27.5.	3 Receive Operation	607
27.6	Register Setting Examples	608
27.7	Noise Canceller	612
27.8	Bit Synchronization Circuit	613
27.9	Notes on I <sup>2</sup> C bus Interface	614
28. Ha	ardware LIN	615
28.1	Introduction	615
28.2	Input/Output Pins	616
28.3	Registers	616
28.3.	1 LIN Control Register 2 (LINCR2)	616
28.3.	2 LIN Control Register (LINCR)	617
28.3.	3 LIN Status Register (LINST)	617
28.4	Functional Description	618
28.4.	1 Master Mode	618
28.4.	2 Slave Mode	621
28.4.	3 Bus Collision Detection Function	625
28.4.	4 Hardware LIN End Processing	626
28.5	Interrupt Requests	627
28.6	Notes on Hardware LIN	628

29. A/	D Converter	629
29.1	Introduction	629
29.2	Registers	631
29.2.	1 On-Chip Reference Voltage Control Register (OCVREFCR)	631
29.2.	2 A/D Register i (ADi) (i = 0 to 7)	632
29.2.	3 A/D Mode Register (ADMOD)	633
29.2.	4 A/D Input Select Register (ADINSEL)	634
29.2.	5 A/D Control Register 0 (ADCON0)	635
29.2.	6 A/D Control Register 1 (ADCON1)	635
29.3	Common Items for Multiple Modes	636
29.3.	1 Input/Output Pins	636
29.3.	2 A/D Conversion Cycles	636
29.3.	3 A/D Conversion Start Conditions	638
29.3.	4 A/D Conversion Result	640
29.3.	5 Low-Current-Consumption Function	640
29.3.	6 Extended Analog Input Pins	640
29.3.	7 A/D Open-Circuit Detection Assist Function	640
29.4	One-Shot Mode	642
29.5	Repeat Mode 0	643
29.6	Repeat Mode 1	644
29.7	Single Sweep Mode	646
29.8	Repeat Sweep Mode	648
29.9	Output Impedance of Sensor under A/D Conversion	650
29.10	Notes on A/D Converter	651
30. D/	'A Converter	652
30.1	Introduction	652
30.2	Registers	
30.2.	1 D/Ai Register (DAi) $(i = 0 \text{ or } 1)$	654
30.2.	2 D/A Control Register (DACON)	654
31. Co	omparator B	
31.1	Introduction	
31.2	Registers	
31.2.		
31.2.		
31.2.		
31.3	Functional Description	
31.3.		
31.4	Comparator B1 and Comparator B3 Interrupts	661
00 10	SD Duine Control Circuit	000
	CD Drive Control Circuit	
32.1	Introduction	
32.2	Registers	
32.2.		
32.2.		
32.2.		
32.2.		667 668
32.2		

32.2.6 LCD Port Select Register 1 (LSE1)	668
32.2.7 LCD Port Select Register 2 (LSE2)	669
32.2.8 LCD Port Select Register 3 (LSE3)	669
32.2.9 LCD Port Select Register 4 (LSE4)	670
32.2.10 LCD Port Select Register 5 (LSE5)	670
32.2.11 LCD Port Select Register 6 (LSE6)	
32.2.12 LCD Port Select Register 7 (LSE7)	
32.3 Data Registers	
32.4 LCD Drive Control	
32.4.1 Segment Output Pin Selection	
32.4.2 LCD Clock Selection	
32.4.3 LCD Data Display Control	
32.4.4 Bias Control	
32.4.5 LCD Data Display	
32.4.6 Pin Status in Stop Mode	
32.4.7 Pin Status in Power-Off Mode	
32.5 LCD Drive Waveform	
32.5.1 Segment Panel Control Waveform	
32.5.2 Dot Matrix Panel Control Waveform	
32.6 Notes on LCD Drive Control Circuit	
32.6.1 When Division Resistors are Connected Externally	
32.6.2 Voltage Multiplier	
32.0.2 Totalgrior	
33. Flash Memory	691
33.1 Introduction	
33.2 Memory Map	
33.3 Functions to Prevent Flash Memory from being Rewritten	
33.3.1 ID Code Check Function	
33.3.2 ROM Code Protect Function	
33.3.3 Option Function Select Register (OFS)	
33.4 CPU Rewrite Mode	
33.4.1 Flash Memory Status Register (FST)	
33.4.2 Flash Memory Control Register 0 (FMR0)	
33.4.3 Flash Memory Control Register 1 (FMR1)	
33.4.4 Flash Memory Control Register 2 (FMR2)	
33.4.5 EW0 Mode	
33.4.6 EW1 Mode	
33.4.7 Suspend Operation	
33.4.8 How to Set and Exit Each Mode	
33.4.9 BGO (BackGround Operation) Function	
33.4.12 Full Status Check	
33.5 Standard Serial I/O Mode	
33.5.1 ID Code Check Function	
33.6 Parallel I/O Mode	
33.6.1 ROM Code Protect Function	
33.7 Notes on Flash Memory	
33.7.1 CPU Rewrite Mode	

34.	Ele	ctrical Characteristics	729
34	1.1	Absolute Maximum Ratings	729
34	1.2	Recommended Operating Conditions	730
34	1.3	Peripheral Function Characteristics	732
34	1.4	DC Characteristics	737
34	1.5	AC Characteristics	743
35.	Usa	age Notes	750
35	5.1	Notes on Clock Generation Circuit	750
	35.1.1	Oscillation Stop Detection Function	750
	35.1.2	Oscillation Circuit Constants	750
	35.1.3	XCIN Clock	750
	35.1.4	Notes on Using Pins P12_0 and P12_1	750
35	5.2	Notes on Power Control	751
	35.2.1	Stop Mode	751
	35.2.2	Wait Mode	751
	35.2.3	Power-Off Mode	752
	35.2.4	Reducing Current	752
35	5.3	Notes on Interrupts	753
	35.3.1	Reading Address 00000h	753
	35.3.2	SP Setting	753
	35.3.3	External Interrupt, Key Input Interrupt	
	35.3.4	Changing Interrupt Sources	754
	35.3.5	Rewriting Interrupt Control Register	755
		Notes on ID Code Areas	
	35.4.1	Setting Example of ID Code Areas	
		Notes on Option Function Select Area	
	35.5.1	Setting Example of Option Function Select Area	
		Notes on DTC	
	35.6.1	DTC activation source	
	35.6.2	DTCENi (i = 0 to 6) Registers	
	35.6.3	Peripheral Modules	
	35.6.4	Interrupt Request	
		Notes on Timer RA	
		Notes on Timer RB	
	35.8.1	Timer Mode	
	35.8.2	Programmable Waveform Generation Mode	
	35.8.3	Programmable One-Shot Generation Mode	
	35.8.4	Programmable Wait One-shot Generation Mode	
		Notes on Timer RC	
	35.9.1	TRC Register	
	35.9.2	TRCSR Register	
	35.9.3	Count Source Switching	
	35.9.4	Input Capture Function	
	35.9.5	TRCMR Register in PWM2 Mode	
		Notes on Timer RD	
	35.10.1	<u>c</u>	
	35.10.2	2 TRDi Register (i = 0 or 1)	762 762
	3 3 IU	1 INTANI NEGISIELU = 0.01.11	707

35.10.4 Count Source Switching	763
35.10.5 Input Capture Function	763
35.10.6 Reset Synchronous PWM Mode	763
35.10.7 Complementary PWM Mode	764
35.11 Notes on Timer RE	768
35.11.1 Reset	768
35.11.2 Starting and Stopping Count	768
35.11.3 Register Setting	768
35.11.4 Time Reading Procedure in Real-Time Clock Mode	770
35.12 Notes on Timer RG	771
35.12.1 Phase Difference, Overlap, and Pulse Width in Phase Counting Mode	771
35.12.2 Timer RG Counter (TRG)	771
35.13 Notes on Serial Interface (UARTi (i = 0 or 1))	771
35.14 Notes on Serial Interface (UART2)	772
35.14.1 Clock Synchronous Serial I/O Mode	772
35.14.2 Clock Asynchronous Serial I/O (UART) Mode	773
35.14.3 Special Mode 1 (I <sup>2</sup> C Mode)	773
35.15 Notes on Synchronous Serial Communication Unit (SSU)	774
35.16 Notes on I <sup>2</sup> C bus Interface	774
35.17 Notes on Hardware LIN	774
35.18 Notes on A/D Converter	774
35.19 Notes on LCD Drive Control Circuit	775
35.19.1 When Division Resistors are Connected Externally	775
35.19.2 Voltage Multiplier	775
35.20 Notes on Flash Memory	776
35.20.1 CPU Rewrite Mode	776
35.21 Notes on Noise	780
35.21.1 Inserting Bypass Capacitor between Pins VCC and VSS as Countermeasure against Noise	and Latch-up
	780
35.21.2 Countermeasures against Noise Error of Port Control Registers	780
36. Notes on On-Chip Debugger	781
Appendix 1. Package Dimensions	782
Annualis O Composition Francisco with M4CO Floor Otanton	700
Appendix 2. Connection Examples with M16C Flash Starter	/86
Appendix 3. Connection Examples with E8a Emulator	701
Appendix 5. Connection Examples with Eoa Emulator	/91
Appendix 4. Examples of Oscillation Evaluation Circuit	706
Appendix 4. Examples of Oscillation Evaluation Offcult	130
Indov	901

## **SFR Page Reference**

Address	Register	Symbol	Page
0000h	riegister	Oymboi	1 age
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	52
0005h	Processor Mode Register 1	PM1	191
0006h	System Clock Control Register 0	CM0	111, 125
0007h	System Clock Control Register 1	CM1	112, 126
0008h	Module Standby Control Register	MSTCR	260, 318, 334, 355, 372, 387, 404, 549, 581
0009h	System Clock Control Register 3	CM3	113, 127
000Ah	Protect Register	PRCR	147
000Bh	Reset Source Determination Register	RSTFR	52
000Ch	Oscillation Stop Detection Register	OCD	114, 128
000Dh	Watchdog Timer Reset Register	WDTR	191
000Eh	Watchdog Timer Start Register	WDTS	191
000Fh	Watchdog Timer Control Register	WDTC	192
0010h	<u> </u>	1	
0011h			
0012h			
0013h		1	
0014h			
0015h		1	
0016h		1	
0017h			
0018h		+	
0019h		+	
001Ah		+	
001Bh			
001Ch	Count Source Protection Mode Register	CSPR	192
001Dh	Search Course Frederick Model Register	00	.02
001Eh		+	
001Fh		+	
0020h	Power-Off Mode Control Register 0	POMCR0	130
0021h			
0022h			
0023h		+	
0024h		+	
0025h			
0026h	On-Chip Reference Voltage Control Register	OCVREFCR	631
0027h			-
0028h		+	
0029h			
002Ah			
002Bh			
002Ch		1	
002Dh			
002Eh		1	
002Fh		1	
0030h		1	
0031h		1	
0032h		1	
0033h			
0034h	Voltage Detect Register 2	VCA2	129
0035h	, , ,	1	-
0036h			
0037h			
0038h			
0039h		1	
003Ah		1	
003Bh		1	
003Ch		1	
003Dh			
003Eh			
003Fh		1	
		1	

	Register	Symbol	Page
Address 0040h	register	Symbol	r age
0040H	Flash Memory Ready Interrupt Control Register	FMRDYIC	154
004111 0042h	riasi Wellory Heady Interrupt Control Hegister	TWITETIO	134
0042H	INT7 Interrupt Control Register	INT7IC	155
0043H	INT6 Interrupt Control Register	INT6IC	155
0044H	INT5 Interrupt Control Register	INT5IC	155
0045H	INT4 Interrupt Control Register	INT4IC	155
0046f1 0047h		TRCIC	154
	Timer RC Interrupt Control Register		
0048h 0049h	Timer RD0 Interrupt Control Register	TRD0IC	154
	Timer RD1 Interrupt Control Register	TRD1IC	154
004Ah	Timer RE Interrupt Control Register	TREIC	153
004Bh	UART2 Transmit Interrupt Control Register	S2TIC	153
004Ch	UART2 Receive Interrupt Control Register	S2RIC	153
004Dh	Key Input Interrupt Control Register	KUPIC	153
004Eh	A/D Conversion Interrupt Control Register	ADIC	153
004Fh	SSU Interrupt Control Register / IIC bus Interrupt Control Register	SSUIC/IICIC	154
0050h			
0051h	UART0 Transmit Interrupt Control Register	SOTIC	153
0052h	UART0 Receive Interrupt Control Register	S0RIC	153
0053h	UART1 Transmit Interrupt Control Register	S1TIC	153
0054h	UART1 Receive Interrupt Control Register	S1RIC	153
0055h	INT2 Interrupt Control Register	INT2IC	155
0056h	Timer RA Interrupt Control Register	TRAIC	153
0057h	, , , , , , , , , , , , , , , , , , , ,		
0058h	Timer RB Interrupt Control Register	TRBIC	153
0059h	INT1 Interrupt Control Register	INT1IC	155
0055h	INT3 Interrupt Control Register	INT3IC	155
005An	invio interrupt control register	1141010	100
005Ch			
005Dh	INTO Interrupt Control Register	INITOIC	155
	INTO Interrupt Control Register	INTOIC U2BCNIC	155
005Eh	UART2 Bus Collision Detection Interrupt Control Register	UZBCNIC	153
005Fh			
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0067h			
0067h 0068h			
0067h 0068h 0069h	Timer RG Interrupt Control Register	TRGIC	154
0067h 0068h 0069h 006Ah	Timer RG Interrupt Control Register	TRGIC	154
0067h 0068h 0069h 006Ah 006Bh	Timer RG Interrupt Control Register	TRGIC	154
0067h 0068h 0069h 006Ah 006Bh 006Ch	Timer RG Interrupt Control Register	TRGIC	154
0067h 0068h 0069h 006Ah 006Bh 006Ch 006Dh	Timer RG Interrupt Control Register	TRGIC	154
0067h 0068h 0069h 006Ah 006Bh 006Ch 006Dh 006Eh	Timer RG Interrupt Control Register	TRGIC	154
0067h 0068h 0069h 006Ah 006Bh 006Ch 006Dh 006Eh 006Fh	Timer RG Interrupt Control Register	TRGIC	154
0067h 0068h 0069h 006Ah 006Bh 006Ch 006Dh 006Eh 006Fh 0070h	Timer RG Interrupt Control Register	TRGIC	154
0067h 0068h 0069h 006Ah 006Bh 006Ch 006Dh 006Eh 0070h 0071h	Timer RG Interrupt Control Register	TRGIC	154
0067h 0068h 0069h 006Ah 006Bh 006Ch 006Dh 006Eh 0070h 0071h 0072h	Timer RG Interrupt Control Register	TRGIC	154
0067h 0068h 0069h 006Ah 006Bh 006Ch 006Dh 006Eh 0070h 0071h 0072h 0073h	Timer RG Interrupt Control Register	TRGIC	154
0067h 0068h 0069h 006Ah 006Bh 006Ch 006Ch 006Eh 0070h 0071h 0072h 0073h	Timer RG Interrupt Control Register	TRGIC	154
0067h 0068h 0069h 006Ah 006Ch 006Ch 006Ch 006Fh 0070h 0071h 0072h 0073h 0074h 0075h	Timer RG Interrupt Control Register	TRGIC	154
0067h 0068h 0069h 006Ah 006Bh 006Ch 006Ch 006Eh 0070h 0071h 0072h 0073h 0075h 0076h 0077h	Timer RG Interrupt Control Register	TRGIC	154
0067h 0068h 0069h 006Ah 006Bh 006Ch 006Ch 006Eh 0070h 0072h 0073h 0076h 0076h 0077h 0078h	Timer RG Interrupt Control Register	TRGIC	154
0067h 0068h 0069h 006Ah 006Bh 006Ch 006Dh 0070h 0071h 0072h 0073h 0076h 0077h 0078h 00778h 0078h 0079h	Timer RG Interrupt Control Register	TRGIC	154
0067h 0068h 0069h 006Ah 006Bh 006Ch 006Dh 0070h 0071h 0072h 0073h 0074h 00775h 00776h 00776h 00778h 00778h 00778h 0078h	Timer RG Interrupt Control Register	TRGIC	154
0067h 0068h 0069h 006Ah 006Bh 006Ch 006Dh 0070h 0071h 0072h 0073h 0076h 0077h 0078h 00778h 0078h 0079h	Timer RG Interrupt Control Register	TRGIC	154
0067h 0068h 0069h 006Ah 006Bh 006Ch 006Dh 0070h 0071h 0072h 0073h 0074h 00775h 00776h 00776h 00778h 00778h 00778h 0078h	Timer RG Interrupt Control Register	TRGIC	154
0067h 0068h 0069h 006Ah 006Bh 006Ch 006Ch 006Fh 0070h 0071h 0072h 0073h 0074h 0075h 0076h 0077h 0078h 0079h 0078h 0079h	Timer RG Interrupt Control Register	TRGIC	154
0067h 0068h 0069h 006Ah 006Bh 006Ch 006Ch 006Fh 0070h 0071h 0072h 0073h 0074h 0078h 0077h 0078h 0079h 0078h 0079h 0078h 0078h	Timer RG Interrupt Control Register	TRGIC	154

Register	Symbol	Page
DTC Activation Control Register	DTCTL	203
DTC Activation Control Register	DICIL	200
DTO Astination Facility Desister 0	DTOFNO	000
		202
3		202
		202
		202
	_	202
· ·		202
DTC Activation Enable Register 6	DTCEN6	202
UART0 Transmit/Receive Mode Register	U0MR	479
UART0 Bit Rate Register	U0BRG	479
UART0 Transmit Buffer Register	U0TB	480
Ç		
UART0 Transmit/Receive Control Register 0	U0C0	481
		481
		482
HART2 Transmit/Receive Mode Register	LI2MR	501
		501
		502
OATT Transmit build Hegister	OZIB	302
HART2 Transmit/Receive Control Register 0	HSCO	503
		504
UART2 Receive Buffer Register	U2RB	505
CANTAL I INCOME DUMOI I ICUISICI		505
· ·		
HADTO DO NOTE TO A COLUMN TO A	LIBXDE	506
UART2 Digital Filter Function Select Register	URXDF	506
HADTO DO NOTE TO A COLUMN TO A	URXDF	506
HADTO DO NOTE TO A COLUMN TO A	URXDF	506
HADTO DO NOTE TO A COLUMN TO A	URXDF	506
HADTO DO NOTE TO A COLUMN TO A	URXDF	506
HADTO DO NOTE TO A COLUMN TO A	URXDF	506
	URXDF	506
UART2 Digital Filter Function Select Register		506
UART2 Digital Filter Function Select Register  UART2 Digital Filter Function Select Register	U2SMR5	506
UART2 Digital Filter Function Select Register		
UART2 Digital Filter Function Select Register  UART2 Digital Filter Function Select Register	U2SMR5	506
UART2 Digital Filter Function Select Register  UART2 Special Mode Register 5  UART2 Special Mode Register 4	U2SMR5 U2SMR4	506 507
	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1 UART0 Receive Buffer Register  UART2 Transmit/Receive Mode Register UART2 Bit Rate Register UART2 Transmit Buffer Register  UART2 Transmit/Receive Control Register 0 UART2 Transmit/Receive Control Register 1	DTC Activation Enable Register 1 DTC Activation Enable Register 2 DTC Activation Enable Register 3 DTC ENACTIVATION Enable Register 3 DTC Activation Enable Register 4 DTC Activation Enable Register 5 DTC ENACTIVATION Enable Register 5 DTC Activation Enable Register 6 DTCEN5 DTC Activation Enable Register 6 DTCEN6  UARTO Transmit/Receive Mode Register UARTO Transmit Buffer Register UARTO Transmit/Receive Mode Register UARTO Transmit/Receive Control Register 1 UARTO Transmit/Receive Mode Register 1 UARTO Transmit/Receive Mode Register 1 UARTO Transmit/Receive Control Register 1 UARTO Transmit/Receive Mode Register 1

Address	Register	Cymbol	Dogo
	Ÿ	Symbol	Page
00C0h	A/D Register 0	AD0	632
00C1h		l	
00C2h	A/D Register 1	AD1	632
00C3h			
00C4h	A/D Register 2	AD2	632
00C5h			
00C6h	A/D Register 3	AD3	632
00C7h			
00C8h	A/D Register 4	AD4	632
00C9h			
00CAh	A/D Register 5	AD5	632
00CBh	-		
00CCh	A/D Register 6	AD6	632
00CDh	,		
00CEh	A/D Register 7	AD7	632
00CFh	7.12 Hogiston 7	,,	002
00D0h			
00D0H		<b> </b>	
00D2h		1	
00D3h	A/D Mada Davistan	ADMCD	000
00D4h	A/D Mode Register	ADMOD	633
00D5h	A/D Input Select Register	ADINSEL	634
00D6h	A/D Control Register 0	ADCON0	635
00D7h	A/D Control Register 1	ADCON1	635
00D8h	D/A0 Register	DA0	654
00D9h	D/A1 Register	DA1	654
00DAh			
00DBh			
00DCh	D/A Control Register	DACON	654
00DDh			
00DEh			
00DFh			
00E0h	Port P0 Register	P0	67
00E1h	Port P1 Register	P1	67
00E2h	Port P0 Direction Register	PD0	66
00E3h	Port P1 Direction Register	PD1	66
	· ·	PD1	
00E4h	Port P2 Register	l l	67
00E5h	Port P3 Register	P3	67
00E6h	Port P2 Direction Register	PD2	66
00E7h	Port P3 Direction Register	PD3	66
00E8h	Port P4 Register	P4	67
00E9h	Port P5 Register	P5	67
00EAh	Port P4 Direction Register	PD4	66
00EBh	Port P5 Direction Register	PD5	66
00ECh	Port P6 Register	P6	67
00EDh	Port P7 Register	P7	67
00EEh	Port P6 Direction Register	PD6	66
00EFh	Port P7 Direction Register	PD7	66
00F0h	•	1	
00F1h		1	
00F2h		1	
00F3h		<del>                                     </del>	
00F4h	Port P10 Register	P10	67
00F5h	Port P11 Register	P11	67
00F6h	Port P10 Direction Register	PD10	66
00F6f1	Port P11 Direction Register	PD10 PD11	
	Ÿ		66
00F8h	Port P12 Register	P12	67
00F9h	Port P13 Register	P13	67
00FAh	Port P12 Direction Register	PD12	66
00FBh	Port P13 Direction Register	PD13	66
00FCh		<u> </u>	
00FDh			
00FEh			
00FFh			

Address	Register	Symbol	Page
0100h	Timer RA Control Register	TRACR	221
0101h	Timer RA I/O Control Register	TRAIOC	221, 224, 227, 229,
			231, 234
0102h	Timer RA Mode Register	TRAMR	222
0103h	Timer RA Prescaler Register	TRAPRE	222
0104h	Timer RA Register	TRA	223
0104H	LIN Control Register 2	LINCR2	616
0105h	LIN Control Register	LINCR	617
0106H	LIN Status Register	LINST	617
	,	_	
0108h	Timer RB Control Register	TRBCR	238
0109h	Timer RB One-Shot Control Register	TRBOCR	238
010Ah	Timer RB I/O Control Register	TRBIOC	239, 242, 246, 249, 253
010Bh	Timer RB Mode Register	TRBMR	239
010Ch	Timer RB Prescaler Register	TRBPRE	240
010Dh	Timer RB Secondary Register	TRBSC	240
010Eh	Timer RB Primary Register	TRBPR	241
010Fh	, , ,		
0110h			
0111h			
0112h			
0112h			
0113H			
0115h			
0116h			
0117h			
0118h	Timer RE Second Data Register / Timer RE Counter Data Register	TRESEC	430, 437
0119h	Timer RE Minute Data Register / Timer RE Compare Data Register	TREMIN	430, 437
011Ah	Timer RE Hour Data Register	TREHR	431
011Bh	Timer RE Day of Week Data Register	TREWK	431
011Ch	Timer RE Control Register 1	TRECR1	432, 438
011Dh	Timer RE Control Register 2	TRECR2	433, 438
011Eh	Timer RE Count Source Select Register	TRECSR	434, 439
011Fh			- ,
0120h	Timer RC Mode Register	TRCMR	261
0120H	Timer RC Control Register 1	TRCCR1	262, 285,
0.2111			294, 300
0122h	Timer RC Interrupt Enable Register	TRCIER	262
0123h	Timer RC Status Register	TRCSR	263
0124h	Timer RC I/O Control Register 0	TRCIOR0	264, 280, 286
0125h	Timer RC I/O Control Register 1	TRCIOR1	264, 281, 287
0126h	Timer RC Counter	TRC	265
0127h			
0128h	Timer RC General Register A	TRCGRA	265
0129h	-		
012Ah	Timer RC General Register B	TRCGRB	265
012Bh			
012Dh	Timer RC General Register C	TRCGRC	265
012Dh	Timo: 110 deneral register 0	mound	200
012DII	Timer RC General Register D	TRCGRD	265
012En	Timer NO General negister D	INCORD	200
VIZFII		1	

Address	Register	Symbol	Page
0130h	Timer RC Control Register 2	TRCCR2	266, 288, 295,
013011	Timer No Control Negister 2	THOONE	301
0131h	Timer RC Digital Filter Function Select Register	TRCDF	267, 302
0132h	Timer RC Output Master Enable Register	TRCOER	268
0133h	Timer RC Trigger Control Register	TRCADCR	268
0134h			
0135h	Timer RD Control Expansion Register	TRDECR	318, 335, 356, 373, 387, 404
0136h	Timer RD Trigger Control Register	TRDADCR	335, 356, 373, 388, 405
0137h	Timer RD Start Register	TRDSTR	319, 336, 357, 374, 389, 406
0138h	Timer RD Mode Register	TRDMR	319, 337, 357, 374, 389, 406
0139h	Timer RD PWM Mode Register	TRDPMR	320, 337, 358
013Ah	Timer RD Function Control Register	TRDFCR	320, 338, 358, 375, 390, 407
013Bh	Timer RD Output Master Enable Register 1	TRDOER1	339, 359, 376, 391, 408
013Ch	Timer RD Output Master Enable Register 2	TRDOER2	339, 359, 376, 391, 408
013Dh	Timer RD Output Control Register	TRDOCR	340, 360, 409
013Eh	Timer RD Digital Filter Function Select Register 0	TRDDF0	321
013Fh	Timer RD Digital Filter Function Select Register 1	TRDDF1	321
0140h	Timer RD Control Register 0	TRDCR0	322, 341, 360, 377, 392, 410
0141h	Timer RD I/O Control Register A0	TRDIORA0	323, 342
0142h	Timer RD I/O Control Register C0	TRDIORC0	324, 343
0143h	Timer RD Status Register 0	TRDSR0	325, 344, 361, 378, 393, 411
0144h	Timer RD Interrupt Enable Register 0	TRDIER0	326, 345, 362, 379, 394, 412
0145h	Timer RD PWM Mode Output Level Control Register 0	TRDPOCR0	362
0146h 0147h	Timer RD Counter 0	TRD0	326, 345, 363, 379, 394, 412
0148h 0149h	Timer RD General Register A0	TRDGRA0	327, 346, 364, 380, 395, 413
014Ah 014Bh	Timer RD General Register B0	TRDGRB0	327, 346, 364, 380, 395, 413
014Ch 014Dh	Timer RD General Register C0	TRDGRC0	327, 346, 364, 380, 413
014Dh	Timer RD General Register D0	TRDGRD0	327, 346, 364,
014Fh	-		380, 395, 413
0150h	Timer RD Control Register 1	TRDCR1	322, 341, 360, 392
0151h	Timer RD I/O Control Register A1	TRDIORA1	323, 342
0152h 0153h	Timer RD I/O Control Register C1 Timer RD Status Register 1	TRDIORC1 TRDSR1	324, 343 325, 344, 361,
0154h	Timer RD Interrupt Enable Register 1	TRDIER1	378, 393, 411 326, 345, 362,
0155h	Timer RD PWM Mode Output Level Control	TRDPOCR1	379, 394, 412 362
0156h	Register 1 Timer RD Counter 1	TRD1	326, 345, 363,
0157h 0158h	Timer RD General Register A1	TRDGRA1	395 327, 346, 364,
0159h 015Ah	Timer RD General Register B1	TRDGRB1	380, 395, 413 327, 346, 364,
015Bh	-		380, 395, 413
015Ch 015Dh	Timer RD General Register C1	TRDGRC1	327, 346, 364, 380, 395, 413
015Eh	Timer RD General Register D1	TRDGRD1	327, 346, 364,
015Fh			380, 395, 413

Address	Register	Symbol	Page
0160h	UART1 Transmit/Receive Mode Register	U1MR	479
0161h	UART1 Bit Rate Register	U1BRG	479
0162h	UART1 Transmit Buffer Register	U1TB	480
0163h			
0164h	UART1 Transmit/Receive Control Register 0	U1C0	481
0165h	UART1 Transmit/Receive Control Register 1	U1C1	481
0166h	UART1 Receive Buffer Register	U1RB	482
0167h			
0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh		1	
0170h	Timer RG Mode Register	TRGMR	446
0171h	Timer RG Count Control Register	TRGCNTC	447
0172h	Timer RG Control Register	TRGCR	448, 472
0173h	Timer RG Interrupt Enable Register	TRGIER	449
0174h	Timer RG Status Register	TRGSR	450
0175h	Timer RG I/O Control Register	TRGIOR	451, 460,
• •			464
0176h	Timer RG Counter	TRG	452
0177h			
0178h	Timer RG General Register A	TRGGRA	453
0179h	-		
017Ah	Timer RG General Register B	TRGGRB	453
017Bh	-		
017Ch	Timer RG General Register C	TRGGRC	453
017Dh			
017Eh	Timer RG General Register D	TRGGRD	453
017Fh			
0180h	Timer RA Pin Select Register	TRASR	68, 223
0181h	Timer RB/RC Pin Select Register	TRBRCSR	69, 241, 269
0182h	Timer RC Pin Select Register 0	TRCPSR0	70, 270
0183h	Timer RC Pin Select Register 1	TRCPSR1	71, 271
0184h	Timer RD Pin Select Register 0	TRDPSR0	72, 328, 347, 365, 381, 397, 415
0185h	Timer RD Pin Select Register 1	TRDPSR1	73, 329, 348, 366, 382, 398, 416
0186h			
0187h	Timer RG Pin Select Register	TRGPSR	74, 454
0188h	UART0 Pin Select Register	U0SR	74, 483
0189h	UART1 Pin Select Register	U1SR	75, 484
018Ah	UART2 Pin Select Register 0	U2SR0	76, 509
018Bh	UART2 Pin Select Register 1	U2SR1	77, 510
018Ch	SSU/IIC Pin Select Register	SSUIICSR	78, 550, 581
018Dh	Key Input Pin Select Register	KISR	79, 171
018Eh	INT Interrupt Input Pin Select Register	INTSR	80, 164
018Fh	I/O Function Pin Select Register	PINSR	81, 582

Address	Register	Symbol	Page
0190h		,	
0191h			
0192h			
0193h	SS Bit Counter Register	SSBR	551
0194h	SS Transmit Data Register L / IIC bus Transmit	SSTDR/ ICDRT	551, 583
0195h	Data Register SS Transmit Data Register H	SSTDRH	
0196h	SS Receive Data Register L / IIC bus Receive	SSRDR/	552, 583
	Data Register	ICDRR	,
0197h	SS Receive Data Register H	SSRDRH	
0198h	SS Control Register H / IIC bus Control	SSCRH / ICCR1	552, 584
0199h	Register 1 SS Control Register L / IIC bus Control Register	SSCRL/	553, 585
010011	2	ICCR2	000, 000
019Ah	SS Mode Register / IIC bus Mode Register	SSMR / ICMR	554, 586
019Bh	SS Enable Register / IIC bus Interrupt Enable	SSER/	555, 587
019Ch	Register SS Status Register / IIC bus Status Register	ICIER SSSR / ICSR	556, 588
019Ch	SS Mode Register 2 / Slave Address Register	SSMR2 /	557, 589
010011	To wood riegister 27 stave riegister	SAR	007,000
019Eh			
019Fh			
01A0h			
01A1h			
01A2h 01A3h			
01A3h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh 01ADh			
01ADh			
01AFh			
01B0h			
01B1h			
01B2h	Flash Memory Status Register	FST	697
01B3h			
01B4h	Flash Memory Control Register 0	FMR0	699
01B5h	Flash Memory Control Register 1	FMR1	701
01B6h 01B7h	Flash Memory Control Register 2	FMR2	703
01B/11			
01B9h			
01BAh			
01BBh			
01BCh			
01BDh			
01BEh			
01BFh	Address Match Interrupt Register 0	RMAD0	175
01C0h 01C1h	Audress Materrillerrupt Register U	TIVIADU	1/5
01C1h			
01C3h	Address Match Interrupt Enable Register 0	AIER0	175
01C4h	Address Match Interrupt Register 1	RMAD1	175
01C5h			
01C6h			
01C7h	Address Match Interrupt Enable Register 1	AIER1	175
01C8h			
01C9h			
01CAh 01CBh			
01CCh			
01CDh			
01CEh			
01CFh			

Address	Register	Symbol	Page
01D0h			
01D1h			
01D2h			
01D3h			
01D4h			
01D5h			
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			
01E0h	Port P0 Pull-Up Control Register	P0PUR	82
01E1h	Port P1 Pull-Up Control Register	P1PUR	82
01E2h	Port P2 Pull-Up Control Register	P2PUR	82
01E3h	Port P3 Pull-Up Control Register	P3PUR	82
01E4h	Port P4 Pull-Up Control Register	P4PUR	82
01E5h	Port P5 Pull-Up Control Register	P5PUR	82
01E6h	Port P6 Pull-Up Control Register	P6PUR	82
01E7h	Port P7 Pull-Up Control Register	P7PUR	82
01E8h			
01E9h			
01EAh	Port P10 Pull-Up Control Register	P10PUR	82
01EBh	Port P11 Pull-Up Control Register	P11PUR	82
01ECh	Port P12 Pull-Up Control Register	P12PUR	82
01EDh	Port P13 Pull-Up Control Register	P13PUR	82
01EEh			
01EFh			
01F0h	Port P10 Drive Capacity Control Register	P10DRR	83
01F1h	Port P11 Drive Capacity Control Register	P11DRR	83
01F2h			
01F3h			
01F4h			
01F5h	Input Threshold Control Register 0	VLT0	84
01F6h	Input Threshold Control Register 1	VLT1	85
01F7h	Input Threshold Control Register 2	VLT2	86
01F8h	Comparator B Control Register 0	INTCMP	657
01F9h			
01FAh	External Input Enable Register 0	INTEN	165, 657
01FBh	External Input Enable Register 1	INTEN1	166
01FCh	INT Input Filter Select Register 0	INTF	167, 658
01FDh	INT Input Filter Select Register 1	INTF1	167
01FEh	Key Input Enable Register 0	KIEN	172
01FFh	Key Input Enable Register 1	KIEN1	173

Address	Register	Symbol	Page
0200h	LCD Control Register	LCR0	665
0201h	LCD Bias Control Register	LCR1	666
0202h	LCD Display Control Register	LCR2	667
0203h	LCD Clock Control Register	LCR3	667
0204h	202 Glock Common Register	201.0	00.
0205h			
0206h	LCD Port Select Register 0	LSE0	668
0207h	LCD Port Select Register 1	LSE1	668
0207h	LCD Port Select Register 2	LSE2	669
	-		
0209h	LCD Port Select Register 3	LSE3 LSE4	669
020Ah	LCD Port Select Register 4		670
020Bh	LCD Port Select Register 5	LSE5	670
020Ch	LCD Port Select Register 6	LSE6	671
020Dh	LCD Port Select Register 7	LSE7	671
020Eh			
020Fh			
0210h	LCD Display Data Register	LRA0L	672
0211h		LRA1L	672
0212h		LRA2L	672
0213h		LRA3L	672
0214h		LRA4L	672
0215h		LRA5L	672
0216h		LRA6L	672
0217h		LRA7L	672
0218h		LRA8L	672
0219h		LRA9L	672
021Ah		LRA10L	672
021Bh		LRA11L	672
021Ch		LRA12L	672
021Dh		LRA13L	672
021Eh		LRA14L	672
021Fh		LRA15L	672
0220h		LRA16L	672
0221h		LRA17L	672
0222h		LRA18L	672
0223h		LRA19L	672
0224h		LRA20L	672
0225h		LRA21L	672
0226h		LRA22L	672
0227h		LRA23L	672
0228h		LRA24L	672
0229h		LRA25L	672
0229fi 022Ah		LRA26L	672
022Bh			_
022Bh		LRA27L	672
		LRA28L	672
022Dh		LRA29L	672
022Eh		LRA30L	672
022Fh		LRA31L	672
0230h		LRA32L	672
0231h		LRA33L	672
0232h		LRA34L	672
0233h		LRA35L	672
0234h		LRA36L	672
0235h		LRA37L	672
0236h		LRA38L	672
0237h		LRA39L	672
0238h		LRA40L	672
0239h		LRA41L	672
023Ah		LRA42L	672
023Bh		LRA43L	672
023Ch		LRA44L	672
023Dh		LRA45L	672
023Eh		LRA46L	672
023Fh		LRA47L	672
<u> </u>	1		1

Address	Register	Symbol	Page	Address	Register	Symbol	Page
0240h	LCD Display Data Register	LRA48L	672	0280h	LCD Display Control Data Register	LRA16H	673
0241h		LRA49L	672	0281h		LRA17H	673
0242h		LRA50L	672	0282h		LRA18H	673
0243h		LRA51L	672	0283h		LRA19H	673
0244h		LRA52L	672	0284h		LRA20H	673
0245h		LRA53L	672	0285h		LRA21H	673
0246h		LRA54L	672	0286h		LRA22H	673
0247h		LRA55L	672	0287h		LRA23H	673
0248h		LRA56L	672	0288h		LRA24H	673
0249h		LRA57L	672	0289h		LRA25H	673
024Ah		LRA58L	672	028Ah		LRA26H	673
024Bh		LRA59L	672	028Bh		LRA27H	673
024Ch		LRA60L	672	028Ch		LRA28H	673
024Dh		LRA61L	672	028Dh		LRA29H	673
024Eh		LRA62L	672	028Eh		LRA30H	673
024Fh		LRA63L	672	028Fh		LRA31H	673
0250h		LRA64L	672	0290h		LRA32H	673
0251h		LRA65L	672	0291h		LRA33H	673
0252h		LRA66L	672	0292h		LRA34H	673
0253h		LRA67L	672	0293h		LRA35H	673
0254h		LRA68L	672	0294h		LRA36H	673
0255h		LRA69L	672	0295h		LRA37H	673
0256h		LRA70L	672	0296h		LRA38H	673
0257h		LRA71L	672	0297h		LRA39H	673
0258h		LRA72L	672	0298h		LRA40H	673
0259h		LRA73L	672	0299h		LRA41H	673
025Ah		LRA74L	672	029Ah		LRA42H	673
025Bh		LRA75L	672	029Bh		LRA43H	673
025Ch		LRA76L	672	029Ch		LRA44H	673
025Dh		LRA77L	672	029Dh		LRA45H	673
025Eh		LRA78L	672	029Eh		LRA46H	673
025Fh		LRA79L	672	029Fh		LRA47H	673
0260h		LRA80L	672	02A0h		LRA48H	673
0261h		LRA81L	672	02A1h		LRA49H	673
0262h		LRA82L	672	02A2h		LRA50H	673
0263h		LRA83L	672	02A3h		LRA51H	673
0264h		LRA84L	672	02A4h		LRA52H	673
0265h		LRA85L	672	02A5h		LRA53H	673
0266h		LRA86L	672	02A6h		LRA54H	673
0267h		LRA87L	672	02A7h		LRA55H	673
0268h		LRA88L	672	02A8h		LRA56H	673
0269h		LRA89L	672	02A9h		LRA57H	673
026Ah		LRA90L	672	02AAh		LRA58H	673
026Bh		LRA91L	672	02ABh		LRA59H	673
026Ch		LRA92L	672	02ACh		LRA60H	673
026Dh		LRA93L	672	02ADh		LRA61H	673
026Eh		LRA94L	672	02AEh		LRA62H	673
026Fh		LRA95L	672	02AFh		LRA63H	673
	LCD Display Control Data Register	LRA0H	673	02B0h		LRA64H	673
0271h		LRA1H	673	02B1h		LRA65H	673
0272h		LRA2H	673	02B2h		LRA66H	673
0273h		LRA3H	673	02B3h		LRA67H	673
0274h		LRA4H	673	02B4h		LRA68H	673
0275h		LRA5H	673	02B5h		LRA69H	673
0276h		LRA6H	673	02B6h		LRA70H	673
0277h		LRA7H	673	02B7h		LRA71H	673
0278h		LRA8H	673	02B8h		LRA72H	673
0279h		LRA9H	673	02B9h		LRA73H	673
027Ah		LRA10H	673	02BAh		LRA74H	673
027Bh		LRA11H	673	02BBh		LRA75H	673
027Ch		LRA12H	673	02BCh		LRA76H	673
027Dh		LRA13H	673	02BDh		LRA77H	673
027Eh		LRA14H	673	02BEh		LRA78H	673
027Fh		LRA15H	673	02BFh		LRA79H	673

Note:

1. Blank spaces are reserved. No access is allowed.

December   December	Address	Register	Symbol	Page	Address	Register	Symbol
CORCID   CRASH   S73   CRASH   S73   CRASH   S73   CRASH   CRASH   S73   CRASH   CRASH   S73   CRASH   CRASH   S73   CRASH				-			Syllibol
GRAPH   673		LCD Display Control Data Register					
GR2ch   GR48H   673   GR48H   673   GR2ch   GR48H   673   GR2ch   GR2ch   GR48H   673   GR2ch   GR2ch   GR48H   673   GR2ch   GR2ch   GR2ch   GR48H   673   GR2ch   GR2ch   GR2ch   GR48H   673   GR2ch   GR							
GR25h   GR25h   GR35H   673   GR25h   GR25h							
LRASSH   673   12005h   LRASSH   673   12005h   LRASSH   673   12005h   LRASSH   673   12005h   1200							
LARSH   673   LIARSH   673   LIARS							
CACPT    CACAPT   C							
CACCEN   CRABEN   672   CRABEN   673   CRABEN   CRAB							
CARABH   CARABH   CAT							
CASAD   CASA							
IRASPH   973   The Control Data   The Control Dat							
LRASPH   973   LRAS							
LRA94H   673   LRA94H   673   LRA95H   CROss   LRA95H							
LRASH   673   CASEN   CASEN							1
DECEMP   D							
DECON   DTC Transfer Vector Area   DTCD							
DECEMBRISH			LRA95H	673			
DECEMP   D							
C2C5h							
C2CPAN   C							
2025h   2026h   2026						DTC Control Data 0	DTCD0
COURT   COUNTY   CO						j	
						_	
COURT   CONTROL Data 1   CONTROL Data 2   CONTROL Data 3   CONTROL DATA 4   CONTROL DATA 5   CONTROL DATA 5   CONTROL DATA 6   CONTROL DATA					2C43h		
					2C44h		
G2CAh					2C45h		
G2DBh   G2DCh   G2DC					2C46h		
COZDCh   COZDEN   C					2C47h		
COUDTS   COUNTY   C	02DBh				2C48h	DTC Control Data 1	DTCD1
COZDEN   COZEGN   C	02DCh				2C49h		
020Ph   0260h   0260	02DDh				2C4Ah		
O2E0h   O2E1h   O2E2h   O2E2	02DEh				2C4Bh	1	
O2E1h	02DFh				2C4Ch	1	
O2E2h	02E0h				2C4Dh	1	
O2E3h	02E1h				2C4Eh	1	
O2E4h	02E2h				2C4Fh	1	
Q2E5h   Q2E6h   Q2E3h   Q2S3h   Q2S3h   Q2S3h   Q2S3h   Q2S3h   Q2S3h   Q2S3h   Q2S3h   Q2S5h   Q2S5h   Q2S5h   Q2S5h   Q2S6h   Q2S5h   Q2S6h   Q2S7h   Q2S6h   Q2S7h   Q2S6h   Q2S6	02E3h				2C50h	DTC Control Data 2	DTCD2
Q2E6h   Q2E3h   Q2S3h   Q2S5h   Q2S5h   Q2S5h   Q2S6h   Q2S6	02E4h				2C51h	1	
O2E7h	02E5h				2C52h	1	
O2E8h   O2E9h   O2E9h   O2E6h   O2E6	02E6h				2C53h	1	
O2E9h   O2EAh   O2EAh   O2EAh   O2EAh   O2ECh   O2EC	02E7h				2C54h	1	
Q2EAh	02E8h				2C55h	1	
OZEBh	02E9h				2C56h	1	
O2ECh	02EAh				2C57h	1	
O2EDh	02EBh				2C58h	DTC Control Data 3	DTCD3
O2EEh	02ECh				2C59h	1	
O2EFh   O2F0h   O2F1h   O2F2h   O2F3h   O2F4h   O2F5h   O2F6h   O2F6h   O2F6h   O2F6h   O2F7h   O2F8h   O2F8h   O2F9h   O2F8h   O2F9h   O2F9h   O2F6h   O2F9h   O2F6h   O2F6	02EDh				2C5Ah	1	
02F0h	02EEh				2C5Bh	1	
O2F1h   O2F2h   O2F3h   O2F3h   O2F4h   O2F4h   O2F6h   O2F6h   O2F6h   O2F7h   O2F8h   O2F9h   O2FAh   O2FAh   O2FAh   O2FAh   O2FBh   O2FCh   O2FDh   O2FDh   O2FFDh   O2F	02EFh				2C5Ch	7	
02F2h         2C5Fh           02F3h         2C60h           02F4h         2C61h           02F5h         2C62h           02F6h         2C63h           02F7h         2C64h           02F8h         2C65h           02F9h         2C66h           02FAh         2C68h           02FBh         2C68h           02FDh         2C69h           02FCh         2C69h           02FBh         2C68h           02FBh         2C69h           02FBh         2C69h           02FBh         2C69h           02FBh         2C68h           02FBh         2C68h           02FBh         2C68h           02FBh         2C69h           02FBh <td>02F0h</td> <td></td> <td></td> <td></td> <td>2C5Dh</td> <td>7</td> <td></td>	02F0h				2C5Dh	7	
02F3h         2C60h         DTC Control Data 4         DTCD4           02F4h         2C61h         2C62h         2C63h           02F6h         2C63h         2C64h         2C63h           02F7h         2C65h         2C66h         2C65h           02F9h         2C66h         2C66h         2C67h           02F8h         2C68h         2C68h         2C69h           02F0h         2C69h         2C68h         2C68h           02F0h         2C68h         2C68h         2C68h           02F8h         2C68h         2C68h         2C68h           02F0h         2C68h         2C68h         2C68h           02F8h         2C68h         2C68h         2C68h           02F8h         2C68h         2C68h         2C68h           02F0h         2C68h         2C68h         2C68h           02F8h	02F1h				2C5Eh	1	
02F4h	02F2h				2C5Fh		
02F5h         2C62h           02F6h         2C63h           02F7h         2C64h           02F9h         2C65h           02F9h         2C66h           02F8h         2C67h           02FBh         2C68h           02FCh         2C68h           02FDh         2C6Ah           02FBh         2C6Ah           02FBh         2C6Ah           02FBh         2C6Ah           02FBh         2C6Ah           02FBh         2C6Ah           02FBh         2C6Bh           02FBh <td>02F3h</td> <td></td> <td></td> <td></td> <td>2C60h</td> <td>DTC Control Data 4</td> <td>DTCD4</td>	02F3h				2C60h	DTC Control Data 4	DTCD4
02F6h   2C63h   2C64h   2C65h   2C66h   2C67h   2C67h   2C68h   2C67h   2C68h   2C67h   2C68h   2C67h   2C68h   2C67h   2C68h   2C67h   2C68h   2C68h   2C67h   2C68h   2C68h   2C67h   2C68h   2C68	02F4h				2C61h	1	
02F7h         2C64h           02F8h         2C65h           02F9h         2C66h           02FAh         2C67h           02FBh         2C68h           02FCh         2C68h           02FDh         2C68h           02FEh         2C6Bh           02FFh         2C6Bh           02FFh         2C6Bh           02FCh         2C6Bh           02FEh         2C6Bh           02FBh         2C6Bh           02FBh <td>02F5h</td> <td></td> <td></td> <td></td> <td>2C62h</td> <td>1</td> <td></td>	02F5h				2C62h	1	
02F7h         2C64h           02F8h         2C65h           02F9h         2C66h           02FAh         2C67h           02FBh         2C68h           02FCh         2C68h           02FDh         2C68h           02FEh         2C6Bh           02FFh         2C6Bh           02FFh         2C6Bh           02FCh         2C6Bh           02FEh         2C6Bh           02FFh         2C6Bh           02FCh         2C6Bh           02FBh         2C6Bh           02FBh <td>02F6h</td> <td></td> <td></td> <td></td> <td>2C63h</td> <td>1</td> <td></td>	02F6h				2C63h	1	
02F8h	02F7h					†	
02F9h         2C66h           02FAh         2C67h           02FBh         2C68h           02FCh         2C69h           02FDh         2C6Ah           02FEh         2C6Bh           02FFh         2C6Bh           02FFh         2C6Ch           2C6Dh         2C6Ch           2C6Dh         2C6Eh						†	
02FAh         2C67h           02FBh         2C68h           02FCh         2C69h           02FDh         2C6Ah           02FEh         2C6Bh           02FFh         2C6Ch           Note:         2C6Bh           1. Blank spaces are reserved. No access is allowed.         2C6Eh						1	
02FBh         2C68h         DTC Control Data 5           02FCh         2C69h         2C64h           02FDh         2C6Ah         2C6Bh           02FEh         2C6Ch         2C6Ch           02FFh         2C6Dh         2C6Bh           2C6Dh         2C6Eh						1	
02FCh         2C69h           02FDh         2C6Ah           02FEh         2C6Bh           02FFh         2C6Ch           Note:         2C6Dh           1. Blank spaces are reserved. No access is allowed.         2C6Eh						DTC Control Data 5	DTCD5
02FDh         2C6Ah           02FEh         2C6Bh           02FFh         2C6Ch           Note:         2C6Dh           1. Blank spaces are reserved. No access is allowed.         2C6Eh						1	[555
02FEh         2C6Bh           02FFh         2C6Ch           Note:         2C6Dh           1. Blank spaces are reserved. No access is allowed.         2C6Eh						1	
02FFh         2C6Ch           Note:         2C6Dh           1. Blank spaces are reserved. No access is allowed.         2C6Eh			-			1	
Note:  1. Blank spaces are reserved. No access is allowed.			+			1	
Note: 1. Blank spaces are reserved. No access is allowed.			1			4	
1. Dialik spaces are reserved. No access is allowed.	Note:					-	
ZOPII	1.	Blank spaces are reserved. No access	is allowed.			-	
					206FN		

Page

Address	Register	Symbol	Page	Address	Register	Symbol	Page
2C70h	DTC Control Data 6	DTCD6		2CB0h	DTC Control Data 14	DTCD14	
2C71h				2CB1h			
2C72h				2CB2h			
2C73h				2CB3h			
2C74h				2CB4h			
2C75h				2CB5h			
2C76h				2CB6h			
2C77h	DTO October Date 7	DTOD7		2CB7h	DTO Occident Date 45	DTOD45	
2C78h 2C79h	DTC Control Data 7	DTCD7		2CB8h	DTC Control Data 15	DTCD15	
2C7Ah				2CBAh			
2C7Bh				2CBBh			
2C7Ch				2CBCh			
2C7Dh				2CBDh			
2C7Eh				2CBEh			
2C7Fh				2CBFh			
2C80h	DTC Control Data 8	DTCD8		2CC0h	DTC Control Data 16	DTCD16	
2C81h				2CC1h			
2C82h				2CC2h			
2C83h				2CC3h			
2C84h				2CC4h			
2C85h				2CC5h			
2C86h				2CC6h			
2C87h	DTO Control Date 0	DTODO		2CC7h	DTO Osselval Data 17	DTOD47	
2C88h 2C89h	DTC Control Data 9	DTCD9		2CC8h	DTC Control Data 17	DTCD17	
2C8Ah				2CC9fi			
2C8Bh				2CCBh			
2C8Ch				2CCCh			
2C8Dh				2CCDh			
2C8Eh				2CCEh			
2C8Fh				2CCFh			
2C90h	DTC Control Data 10	DTCD10		2CD0h	DTC Control Data 18	DTCD18	
2C91h				2CD1h			
2C92h				2CD2h			
2C93h				2CD3h			
2C94h				2CD4h			
2C95h				2CD5h			
2C96h				2CD6h			
2C97h 2C98h	DTC Control Data 11	DTCD11		2CD9h	DTC Control Data 19	DTCD19	
2C99h	DTC Control Data 11	DICDII		2CD9h	DTG Gorilloi Data 19	БТСБТЭ	
2C9Ah				2CDAh			
2C9Bh				2CDBh			
2C9Ch				2CDCh			
2C9Dh				2CDDh			
2C9Eh				2CDEh			
2C9Fh				2CDFh		<u> </u>	
	DTC Control Data 12	DTCD12			DTC Control Data 20	DTCD20	
2CA1h				2CE1h			
2CA2h				2CE2h			
2CA3h				2CE3h			
2CA4h				2CE4h			
2CA5h 2CA6h				2CE5h 2CE6h			
2CA6fi 2CA7h				2CE7h			
	DTC Control Data 13	DTCD13			DTC Control Data 21	DTCD21	
2CA9h				2CE9h			
2CAAh				2CEAh			
2CABh				2CEBh			
2CACh				2CECh			
2CADh				2CEDh			
2CAEh				2CEEh			
2CAFh				2CEFh			

Address	Register	Symbol	Page
2CF0h	DTC Control Data 22	DTCD22	
2CF1h			
2CF2h			
2CF3h			
2CF4h			
2CF5h			
2CF6h			
2CF7h			
2CF8h	DTC Control Data 23	DTCD23	
2CF9h			
2CFAh			
2CFBh			
2CFCh			
2CFDh			
2CFEh			
2CFFh			
2D00h			
2D01h			

0FFDBh	Option Function Select Register 2	OFS2	54, 187, 194
:			
0FFFFh	Option Function Select Register	OFS	53, 186, 193, 695

Note:

1. Blank spaces are reserved. No access is allowed.



R8C/L35A Group, R8C/L36A Group, R8C/L38A Group, R8C/L3AA Group, R8C/L35B Group, R8C/L36B Group, R8C/L38B Group, R8C/L3AB Group RENESAS MCU

REJ09B0441-0100 Rev.1.00 Oct 30, 2009

# 1. Overview

#### 1.1 Features

The R8C/L35A Group, R8C/L36A Group, R8C/L36A Group, R8C/L35B Group, R8C/L35B Group, R8C/L35B Group, R8C/L35B Group, R8C/L36B Group, R8C/L38B Group, and R8C/L3AB Group of single-chip MCUs incorporate the R8C CPU core, which implements a powerful instruction set for a high level of efficiency and supports a 1 Mbyte address space, allowing execution of instructions at high speed. In addition, the CPU core integrates a multiplier for high-speed operation processing.

Power consumption is low, and the supported operating modes allow additional power control. These MCUs are designed to maximize EMI/EMS performance.

Integration of many peripheral functions, including multifunction timer and serial interface, helps reduce the number of system components.

The R8C/L35A Group, R8C/L36A Group, R8C/L38A Group, and R8C/L3AA Group have data flash (1 KB  $\times$  4 blocks) with the background operation (BGO) function.

# 1.1.1 Applications

Household appliances, office equipment, audio equipment, consumer products, etc.

# 1.1.2 Differences between Groups

Tables 1.1 and 1.2 list the differences between the groups, Table 1.3 lists the Programmable I/O Ports Provided for Each Group, and Table 1.4 lists the LCD Display Function Pins Provided for Each Group. Figures 1.13 to 1.17 show the pin assignment for each group, and Tables 1.8 to 1.15 list product information.

The explanations in the chapters which follow apply to the R8C/L3AA Group only. Note the differences shown below.

Table 1.1 Differences between Groups (1)

Item	Function	• •	R8C/L35B Group, R8C/L36B Group R8C/L38B Group, R8C/L3AB Group
Data flash	1 KB × 4 blocks with BGO (background operation) function	Provided	Not provided

Table 1.2 Differences between Groups (2)

Item	Function	R8C/L35A Group		R8C/L38A Group	R8C/L3AA Group
item	Tunction	R8C/L35B Group	R8C/L36B Group	R8C/L38B Group	R8C/L3AB Group
I/O Ports	Programmable I/O ports	41 pins	52 pins	68 pins	88 pins
	High current drive ports	5 pins	8 pins	8 pins	16 pins
Interrupts	INT interrupt pins	5 pins	8 pins	8 pins	8 pins
	Key input interrupt pins	4 pins	4 pins	8 pins	8 pins
Timers	Timer RA pins (I/O: 1, output: 1)	1 pin (I/O pin only)	2 pins	2 pins	2 pins
	Timer RB pin (output: 1)	None	1 pin	1 pin	1 pin
	Timer RD pin (I/O: 8)	None	None	8 pins	8 pins
	Timer RE pin	None	1 pin	1 pin	1 pin
	(output: 1)				
	Timer RG pin (I/O: 2, output: 2)	None	None	None	4 pins
A/D Converter	Analog input pin	10 pins	10 pins	16 pins	20 pins
LCD Drive Control	LCD power supply	3 pins (VL1, VL2, VL4)	4 pins (VL1 to VL4)	4 pins (VL1 to VL4)	4 pins (VL1 to VL4)
Circuit	Common output pins	Max. 4 pins	Max. 8 pins	Max. 8 pins	Max. 8 pins
	Segment output pins	Max. 22 pins	Max. 30 pins	Max. 47 pins	Max. 56 pins
Other Pin Function	WKUP1	Not supported	Not supported	Supported	Supported
Packages		52-pin LQFP	64-pin LQFP	80-pin LQFP	100-pin LQFP/ 100-pin QFP

#### Note:

<sup>1.</sup> I/O ports are shared with I/O functions, such as interrupts or timers.

Refer to Tables 1.16 to 1.18, Pin Name Information by Pin Number, for details.

Table 1.3 Programmable I/O Ports Provided for Each Group

Programmable						ip			R8C/L36A Group R8C/L36B Group Total: 52 I/O pins					R8C/L38A Group R8C/L38B Group Total: 68 I/O pins					R8C/L3AA Group R8C/L3AB Group Total: 88 I/O pins													
I/O Port	bit 7	bit 6		bit 4		·		bit 0	bit 7	bit 6	bit 5	bit 4		· ·	bit 1	bit 0	bit 7	bit 6	bit 5	bit 4		·		bit 0	bit 7		bit 5	bit 4		÷		bit 0
P0	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
P1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	✓	✓	<b>✓</b>	✓	✓	✓	✓	✓	✓	✓	✓	✓
P2	✓	✓	✓	✓	-	-	-	-	✓	✓	✓	✓	-	-	-	-	✓	✓	✓	✓	✓	✓	<b>✓</b>	✓	✓	✓	✓	✓	✓	✓	✓	✓
P3	-	-	-	-	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	<b>✓</b>	<b>✓</b>	✓	✓	✓	✓	✓	✓	✓	✓
P4	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	<b>✓</b>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	<b>✓</b>	<b>✓</b>	✓	✓	✓	✓	✓	✓	✓	✓
P5	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	~	✓	~	✓
P6	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	~	✓	~	✓
P7	<b>✓</b>	✓	✓	✓	-	-	-	-	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	<b>✓</b>	✓	✓	~	✓	~	✓
P10	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	✓	✓	~	~	✓	<b>✓</b>	✓	✓
P11	-	-	-	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	<b>✓</b>	✓	✓	~	✓	~	✓
P12	-	-	-	-	✓	✓	✓	✓	-	-	-	-	✓	✓	✓	✓	-	-	-	-	✓	✓	✓	✓	-	-	-	-	~	✓	~	✓
P13	_	-	-	-	✓	✓	✓	✓	-	-	-	-	✓	✓	✓	✓	-	-	-	-	✓	✓	✓	✓	<b>✓</b>	✓	✓	✓	✓	✓	✓	✓

#### Notes:

- 1. The symbol "√" indicates a programmable I/O port.
- 2. The symbol "-" indicates the settings should be made as follows:
  - Set 1 to the corresponding PDi (i = 0 to 7 and 10 to 13) register. When read, the content is 1.
  - Set 0 to the corresponding Pi (i = 0 to 7 and 10 to 13) register. When read, the content is 0.
  - Set 0 to the corresponding P10DRR or P11DRR register. When read, the content is 0.

Table 1.4 **LCD Display Function Pins Provided for Each Group** 

Shared				-	5B (						36A									-	8B (								AB (		•	
I/O Port					ıtput								•		ax. 8		Common output: Max. 8 Segment output: Max. 47						Common output: Max. 8									
	J)				tput:				,	segr			_		x. 3						<u> </u>				Segment output: Max. 56							
P0	_	-	SEG 5	SEG 4	SEG 3	SEG 2	SEG 1	SEG 0	_	_	SEG 5	SEG 4	SEG 3	SEG 2	SEG 1	SEG 0	SEG 7	SEG 6	SEG 5	SEG 4	SEG 3	SEG 2	SEG 1	SEG 0	SEG 7	SEG 6	SEG 5	SEG 4	SEG 3	SEG 2	SEG 1	SEG 0
P1	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	SEG 11	SEG 10	SEG 9	SEG 8	SEG 15	SEG 14	SEG 13	SEG 12	SEG 11	SEG 10	SEG 9	SEG 8
P2	SEG 23	SEG 22	SEG 21	SEG 20	_	_	_	_	SEG 23	SEG 22	SEG 21	SEG 20	_	_	_	_	SEG 23	SEG 22	SEG 21	SEG 20	SEG 19	SEG 18	SEG 17		SEG 23	SEG 22	SEG 21	SEG 20	SEG 19	SEG 18	SEG 17	SEG 16
P3	-	_	_	-	SEG 27	SEG 26	SEG 25	SEG 24	SEG 31	SEG 30	SEG 29	SEG 28	SEG 27	SEG 26	SEG 25	SEG 24	SEG 31	SEG 30	SEG 29	SEG 28	SEG 27	SEG 26	SEG 25	SEG 24	SEG 31	SEG 30	SEG 29	SEG 28	SEG 27	SEG 26	SEG 25	SEG 24
P4	SEG 39	SEG 38	SEG 37	SEG 36	SEG 35	SEG 34	SEG 33	SEG 32	SEG 39	SEG 38	SEG 37	SEG 36	SEG 35	SEG 34	SEG 33	SEG 32	SEG 39	SEG 38	SEG 37	SEG 36	SEG 35	SEG 34	SEG 33	SEG 32	SEG 39	SEG 38	SEG 37	SEG 36	SEG 35	SEG 34	SEG 33	SEG 32
P5	_	_	_		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	-	_	_	-	_	_	_	_	SEG 43	SEG 42	SEG 41	SEG 40
P6	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	SEG 51	SEG 50	SEG 49	SEG 48	SEG 47	SEG 46	SEG 45	SEG 44	SEG 51	SEG 50	SEG 49	SEG 48	SEG 47	SEG 46	SEG 45	SEG 44
P7	COM 0	COM 1	COM 2	COM 3	_	-	_	_	COM 0	COM 1	COM 2	COM 3	SEG 55	SEG 54	SEG 53	SEG 52	COM 0	COM 1	COM 2	COM 3	SEG 55	SEG 54	SEG 53	SEG 52	COM 0	COM 1	COM 2	COM 3	SEG 55	SEG 54	SEG 53	SEG 52
P12	_	-	_	_	CL2	CL1	_	_	_	_	_	_	CL2	CL1	_	_	_	_	_	_	CL2	CL1	_	_	_	_	_	_	CL2	CL1	_	_
-				V	L1		•					VI	L1	•	•				•	V	L1							VI	L1			
_	VL2							VI	L2							VI	L2				VL2											
_	-				VL3						VL3					VL3																
_	VL4					VL4					VL4					VL4																

#### Notes:

- 1. The symbol "-"indicates there is no LCD display function. Select the I/O port function with registers LSE1 to LSE7 for these
- 2. SEG52 to SEG55 can be used as COM7 to COM4. The R8C/L35A Group and R8C/L35B Group do not have pins SEG52 to SEG55, so 1/8 duty cannot be selected.
- 3. The R8C/L35A Group and R8C/L35B Group do not have the VL3 pin, so 1/4 bias cannot be selected. When the internal voltage multiplier is used, 1/2 bias cannot also be selected.

# 1.1.3 Specifications

Tables 1.5 to 1.7 list the specifications.

Table 1.5 Specifications (1)

Item	Specifica Fu	nction	Specification
CPU	Central process		R8C CPU core
	'	J	Number of fundamental instructions: 89
			Minimum instruction execution time:
			50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)
			200 ns (f(XIN) = 5 MHz, VCC = 1.8 to 5.5 V)
			Multiplier: 16 bits × 16 bits → 32 bits
			• Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits → 32 bits
			Operating mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM/RAM		Refer to Tables 1.8 to 1.15 Product Lists.
	Data flash		
I/O Ports	Programmable	R8C/L35A Group	CMOS I/O ports: 41, selectable pull-up resistor
	I/O ports	R8C/L35B Group	High current drive ports: 5
		R8C/L36A Group	CMOS I/O ports: 52, selectable pull-up resistor
		R8C/L36B Group	High current drive ports: 8
		R8C/L38A Group	CMOS I/O ports: 68, selectable pull-up resistor
		R8C/L38B Group	High current drive ports: 8
		R8C/L3AA Group	CMOS I/O ports: 88, selectable pull-up resistor
		R8C/L3AB Group	High current drive ports: 16
Clock	Clock generation	n circuits	3 circuits: XIN clock oscillation circuit
			XCIN clock oscillation circuit (32 kHz)
			Low-speed on-chip oscillator
			Oscillation stop detection:
			XIN clock oscillation stop detection function
			Frequency divider circuit:
			Division ratio selectable from 1, 2, 4, 8, and 16
			Low-power-consumption modes:
			Standard operating mode (high-speed clock, low-speed clock,
			low-speed on-chip oscillator), wait mode, stop mode, power-off mode
			Real-time clock (timer RE)
Interrupts		R8C/L35A Group	Number of interrupt vectors: 69
		R8C/L35B Group	• External Interrupt: 9 (INT × 5, key input × 4)
			Priority levels: 7 levels
		R8C/L36A Group	Number of interrupt vectors: 69
		R8C/L36B Group	• External Interrupt: 12 (INT × 8, key input × 4)
		D00#0040	Priority levels: 7 levels
		R8C/L38A Group	• Number of interrupt vectors: 69
		R8C/L38B Group	• External Interrupt: 16 (INT × 8, key input × 8)
		D00// 044 O	Priority levels: 7 levels
		R8C/L3AA Group	Number of interrupt vectors: 69     External laterrupt: 16 (INT)
		R8C/L3AB Group	<ul> <li>External Interrupt: 16 (INT × 8, key input × 8)</li> <li>Priority levels: 7 levels</li> </ul>
Watchdog	Timer		14 bits × 1 (with prescaler)
valoridog	1111161		Selectable reset start function
			Selectable low-speed on-chip oscillator for watchdog timer
DTC (Data	Transfer Contro	ller)	1 channel
J. O (Date	anoioi ooilii	,,	Activation sources: 38
			Transfer modes: 2 (normal mode, repeat mode)
			Transfer modes. 2 (normal mode, repeat mode)

Specifications (2) Table 1.6

Item	Function	Specification	1							
Timer	Timer RA	8 bits × 1 (with 8-bit prescaler)								
		Timer mode (period timer), pulse output mod	de (output level inverted every							
		period), event counter mode, pulse width me	easurement mode,							
		pulse period measurement mode								
	Timer RB	8 bits × 1 (with 8-bit prescaler)								
		Timer mode (period timer), programmable w	aveform generation mode (PWM							
		output), programmable one-shot generation								
		one-shot generation mode								
	Timer RC	16 bits × 1 (with 4 capture/compare registers)								
		Timer mode (input capture function, output c	compare function) PWM mode							
		(output: 3 pins), PWM2 mode (PWM output: 1 pin)								
	Timer RD	16 bits × 2 (with 4 capture/compare registers)	Τ (ΕΠΙ)							
	Timorrib	Timer mode (input capture function, output c	omnare function) PWM mode							
		(output: 6 pins), reset synchronous PWM mo	·							
		6 pins, sawtooth wave modulation), complen								
		· · · · · · · · · · · · · · · · · · ·								
		waveform output: 6 pins, triangular wave mo	duiation), FVVIVIS mode (FVVIVI							
	Timer RE	output with fixed period: 2 pins)  8 bits × 1								
	IIIIIEI NE		mainsutana languna alausa af sunada)							
		Real-time clock mode (counting of seconds,	minutes, nours, days of week),							
	Time and DO	output compare mode								
	Timer RG	16 bits × 1								
		Phase-counting mode,								
		timer mode (output compare function, input of	capture function),							
		PWM mode (output: 1 pin)								
Serial	UARTO, UART1	Clock synchronous serial I/O/UART × 2 chann								
Interface	UART2	Clock synchronous serial I/O/UART, I <sup>2</sup> C mode (I <sup>2</sup> C-bus),								
		multiprocessor communication function								
Synchronous		1 (shared with I <sup>2</sup> C-bus)								
Communication	on Unit (SSU)									
I <sup>2</sup> C bus		1 (shared with SSU)								
LIN Module	1======	Hardware LIN: 1 channel (timer RA, UART0 us								
A/D	R8C/L35A Group	10-bit resolution × 10 channels, including samp	ole and hold function, with sweep							
Converter	R8C/L35B Group	mode								
	R8C/L36A Group	10-bit resolution × 10 channels, including sample	ole and hold function, with sweep							
	R8C/L36B Group	mode								
	R8C/L38A Group	10-bit resolution × 16 channels, including samp	ole and hold function, with sweep							
	R8C/L38B Group	mode								
	R8C/L3AA Group	10-bit resolution × 20 channels, including samp	ole and hold function, with sweep							
	R8C/L3AB Group	mode								
D/A Converter		8-bit resolution × 2 circuits								
Comparator B		2 circuits	D: 1/0 1/0							
LCD Drive	R8C/L35A Group	Common output: Max. 4 pins	Bias: 1/2, 1/3							
Control	R8C/L35B Group	Segment output: Max. 22 pins	Duty: static, 1/2, 1/3, 1/4							
Circuit	R8C/L36A Group	Common output: Max. 8 pins								
	R8C/L36B Group	Segment output: Max. 30 pins (1)	<u> </u>							
	R8C/L38A Group	Common output: Max. 8 pins	Bias: 1/2, 1/3, 1/4							
	R8C/L38B Group	Segment output: Max. 47 pins (1)	Duty: static, 1/2, 1/3, 1/4, 1/8							
	R8C/L3AA Group	Common output: Max. 8 pins								
1	R8C/L3AB Group	Segment output: Max. 56 pins (1)								
ĺ		Voltage multiplier and dedicated regulator integrated								

Note:

1. This applies when four pins are selected for common output.

Table 1.7 Specifications (3)

Item	Function	Specification							
Flash	R8C/L35A Group	<ul> <li>Programming and erasure voltage: VCC = 2.7 to 5.5 V</li> </ul>							
Memory	R8C/L36A Group	Programming and erasure endurance: 10,000 times (data flash)							
	R8C/L38A Group	1,000 times (program ROM)							
	R8C/L3AA Group	<ul> <li>Program security: ROM code protect, ID code check</li> </ul>							
	•	Debug functions: On-chip debug, on-board flash rewrite function							
	D00/L05D 0:	Background operation (BGO) function  Programming and programming to the programming of the programming and programming to the programming of							
	R8C/L35B Group	Programming and erasure voltage: VCC = 2.7 to 5.5 V							
	R8C/L36B Group	Programming and erasure endurance: 1,000 times							
	R8C/L38B Group	Program security: ROM code protect, ID code check							
	R8C/L3AB Group	Debug functions: On-chip debug, on-board flash rewrite function							
Operating Fred	quency/	f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V)							
Supply Voltage	•	f(XIN) = 5 MHz (VCC = 1.8 to 5.5 V)							
Current Consu	mption	Typ. 7 mA (VCC = 5.0 V, f(XIN) = 20 MHz)							
		Typ. 3.6 mA (VCC = 3.0 V, f(XIN) = 10 MHz)							
		Typ. 3.5 μA (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz))							
		Typ. 2 $\mu$ A (VCC = 3.0 V, stop mode)							
		Typ. 1 $\mu$ A (VCC = 3.0 V, power-off mode, timer RE enabled)							
		Typ. 0.02 μA (VCC = 3.0 V, power-off mode, timer RE disabled)							
Operating Amb	pient Temperature	-20 to 85°C (N version)							
		-40 to 85°C (D version) (1)							

Note:

1. Specify the D version if D version functions are to be used.

# 1.2 Product Lists

Tables 1.8 to 1.15 list product information for each group. Figure 1.1 to 1.8 show the Correspondence of Part No., with Memory Size and Package of R8C/Lx Series.

Table 1.8 Product List for R8C/L35A Group

Current of Oct. 2009

Part No.	Internal RO	M Capacity	Internal RAM	Package Type	Remarks
i ait No.	Program ROM	Data Flash	Capacity	1 ackage Type	Hemans
R5F2L357ANFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0052JA-A	N Version
R5F2L358ANFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0052JA-A	
R5F2L35AANFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0052JA-A	
R5F2L35CANFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0052JA-A	
R5F2L357ADFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0052JA-A	D Version
R5F2L358ADFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0052JA-A	
R5F2L35AADFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0052JA-A	
R5F2L35CADFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0052JA-A	




Figure 1.1 Correspondence of Part No., with Memory Size and Package of R8C/L35A Group

Table 1.9 Product List for R8C/L35B Group

Part No.	Internal ROM Capacity	Internal RAM Capacity	Package Type	Remarks
R5F2L357BNFP	48 Kbytes	6 Kbytes	PLQP0052JA-A	N Version
R5F2L358BNFP	64 Kbytes	8 Kbytes	PLQP0052JA-A	
R5F2L35ABNFP	96 Kbytes	10 Kbytes	PLQP0052JA-A	
R5F2L35CBNFP	128 Kbytes	10 Kbytes	PLQP0052JA-A	
R5F2L357BDFP	48 Kbytes	6 Kbytes	PLQP0052JA-A	D Version
R5F2L358BDFP	64 Kbytes	8 Kbytes	PLQP0052JA-A	
R5F2L35ABDFP	96 Kbytes	10 Kbytes	PLQP0052JA-A	
R5F2L35CBDFP	128 Kbytes	10 Kbytes	PLQP0052JA-A	




Figure 1.2 Correspondence of Part No., with Memory Size and Package of R8C/L35B Group

Table 1.10 Product List for R8C/L36A Group

Part No.		M Capacity	Internal RAM	Package Type	Remarks
	Program ROM	Data Flash	Capacity	. dendge Type	11011101110
R5F2L367ANFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0064KB-A	N Version
R5F2L367ANFA	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0064GA-A	
R5F2L368ANFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0064KB-A	
R5F2L368ANFA	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0064GA-A	
R5F2L36AANFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064KB-A	
R5F2L36AANFA	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064GA-A	
R5F2L36CANFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064KB-A	
R5F2L36CANFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064GA-A	
R5F2L367ADFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0064KB-A	D Version
R5F2L367ADFA	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0064GA-A	
R5F2L368ADFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0064KB-A	
R5F2L368ADFA	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0064GA-A	
R5F2L36AADFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064KB-A	
R5F2L36AADFA	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064GA-A	
R5F2L36CADFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064KB-A	
R5F2L36CADFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064GA-A	




Figure 1.3 Correspondence of Part No., with Memory Size and Package of R8C/L36A Group

Table 1.11 Product List for R8C/L36B Group

Part No.	Internal ROM Capacity	Internal RAM Capacity	Package Type	Remarks
R5F2L367BNFP	48 Kbytes	6 Kbytes	PLQP0064KB-A	N Version
R5F2L367BNFA	48 Kbytes	6 Kbytes	PLQP0064GA-A	
R5F2L368BNFP	64 Kbytes	8 Kbytes	PLQP0064KB-A	1
R5F2L368BNFA	64 Kbytes	8 Kbytes	PLQP0064GA-A	1
R5F2L36ABNFP	96 Kbytes	10 Kbytes	PLQP0064KB-A	1
R5F2L36ABNFA	96 Kbytes	10 Kbytes	PLQP0064GA-A	
R5F2L36CBNFP	128 Kbytes	10 Kbytes	PLQP0064KB-A	
R5F2L36CBNFA	128 Kbytes	10 Kbytes	PLQP0064GA-A	1
R5F2L367BDFP	48 Kbytes	6 Kbytes	PLQP0064KB-A	D Version
R5F2L367BDFA	48 Kbytes	6 Kbytes	PLQP0064GA-A	1
R5F2L368BDFP	64 Kbytes	8 Kbytes	PLQP0064KB-A	1
R5F2L368BDFA	64 Kbytes	8 Kbytes	PLQP0064GA-A	1
R5F2L36ABDFP	96 Kbytes	10 Kbytes	PLQP0064KB-A	1
R5F2L36ABDFA	96 Kbytes	10 Kbytes	PLQP0064GA-A	1
R5F2L36CBDFP	128 Kbytes	10 Kbytes	PLQP0064KB-A	1
R5F2L36CBDFA	128 Kbytes	10 Kbytes	PLQP0064GA-A	




Figure 1.4 Correspondence of Part No., with Memory Size and Package of R8C/L36B Group

Table 1.12 Product List for R8C/L38A Group

Part No.	Internal RC	M Capacity	Internal RAM	Package Type	Remarks	
T alt No.	Program ROM	Data Flash	Capacity	r ackage Type	Homans	
R5F2L387ANFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080KB-A	N Version	
R5F2L387ANFA	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080JA-A		
R5F2L388ANFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080KB-A		
R5F2L388ANFA	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080JA-A		
R5F2L38AANFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A		
R5F2L38AANFA	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080JA-A		
R5F2L38CANFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A		
R5F2L38CANFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080JA-A		
R5F2L387ADFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080KB-A	D Version	
R5F2L387ADFA	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080JA-A		
R5F2L388ADFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080KB-A		
R5F2L388ADFA	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080JA-A		
R5F2L38AADFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A		
R5F2L38AADFA	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080JA-A		
R5F2L38CADFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A		
R5F2L38CADFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080JA-A		




Figure 1.5 Correspondence of Part No., with Memory Size and Package of R8C/L38A Group

Table 1.13 Product List for R8C/L38B Group

Part No.	Internal ROM Capacity	Internal RAM Capacity	Package Type	Remarks
R5F2L387BNFP	48 Kbytes	6 Kbytes	PLQP0080KB-A	N Version
R5F2L387BNFA	48 Kbytes	6 Kbytes	PLQP0080JA-A	
R5F2L388BNFP	64 Kbytes	8 Kbytes	PLQP0080KB-A	1
R5F2L388BNFA	64 Kbytes	8 Kbytes	PLQP0080JA-A	1
R5F2L38ABNFP	96 Kbytes	10 Kbytes	PLQP0080KB-A	
R5F2L38ABNFA	96 Kbytes	10 Kbytes	PLQP0080JA-A	
R5F2L38CBNFP	128 Kbytes	10 Kbytes	PLQP0080KB-A	
R5F2L38CBNFA	128 Kbytes	10 Kbytes	PLQP0080JA-A	
R5F2L387BDFP	48 Kbytes	6 Kbytes	PLQP0080KB-A	D Version
R5F2L387BDFA	48 Kbytes	6 Kbytes	PLQP0080JA-A	
R5F2L388BDFP	64 Kbytes	8 Kbytes	PLQP0080KB-A	
R5F2L388BDFA	64 Kbytes	8 Kbytes	PLQP0080JA-A	
R5F2L38ABDFP	96 Kbytes	10 Kbytes	PLQP0080KB-A	
R5F2L38ABDFA	96 Kbytes	10 Kbytes	PLQP0080JA-A	1
R5F2L38CBDFP	128 Kbytes	10 Kbytes	PLQP0080KB-A	1
R5F2L38CBDFA	128 Kbytes	10 Kbytes	PLQP0080JA-A	




Figure 1.6 Correspondence of Part No., with Memory Size and Package of R8C/L38B Group

Table 1.14 Product List for R8C/L3AA Group

Part No.	Internal RC	M Capacity	Internal RAM	Package Type	Remarks
Fait No.	Program ROM	Data Flash	Capacity	rackage Type	Hemaiks
R5F2L3A7ANFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0100KB-A	N Version
R5F2L3A7ANFA	48 Kbytes	1 Kbyte × 4	6 Kbytes	PRQP0100JD-B	
R5F2L3A8ANFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0100KB-A	
R5F2L3A8ANFA	64 Kbytes	1 Kbyte × 4	8 Kbytes	PRQP0100JD-B	
R5F2L3AAANFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0100KB-A	
R5F2L3AAANFA	96 Kbytes	1 Kbyte × 4	10 Kbytes	PRQP0100JD-B	
R5F2L3ACANFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0100KB-A	
R5F2L3ACANFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PRQP0100JD-B	
R5F2L3A7ADFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0100KB-A	D Version
R5F2L3A7ADFA	48 Kbytes	1 Kbyte × 4	6 Kbytes	PRQP0100JD-B	
R5F2L3A8ADFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0100KB-A	
R5F2L3A8ADFA	64 Kbytes	1 Kbyte × 4	8 Kbytes	PRQP0100JD-B	
R5F2L3AAADFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0100KB-A	
R5F2L3AAADFA	96 Kbytes	1 Kbyte × 4	10 Kbytes	PRQP0100JD-B	
R5F2L3ACADFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0100KB-A	
R5F2L3ACADFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PRQP0100JD-B	




Figure 1.7 Correspondence of Part No., with Memory Size and Package of R8C/L3AA Group

Table 1.15 Product List for R8C/L3AB Group

Part No.	Internal ROM Capacity	Internal RAM Capacity	Package Type	Remarks
R5F2L3A7BNFP	48 Kbytes	6 Kbytes	PLQP0100KB-A	N Version
R5F2L3A7BNFA	48 Kbytes	6 Kbytes	PRQP0100JD-B	
R5F2L3A8BNFP	64 Kbytes	8 Kbytes	PLQP0100KB-A	
R5F2L3A8BNFA	64 Kbytes	8 Kbytes	PRQP0100JD-B	
R5F2L3AABNFP	96 Kbytes	10 Kbytes	PLQP0100KB-A	
R5F2L3AABNFA	96 Kbytes	10 Kbytes	PRQP0100JD-B	
R5F2L3ACBNFP	128 Kbytes	10 Kbytes	PLQP0100KB-A	
R5F2L3ACBNFA	128 Kbytes	10 Kbytes	PRQP0100JD-B	
R5F2L3A7BDFP	48 Kbytes	6 Kbytes	PLQP0100KB-A	D Version
R5F2L3A7BDFA	48 Kbytes	6 Kbytes	PRQP0100JD-B	
R5F2L3A8BDFP	64 Kbytes	8 Kbytes	PLQP0100KB-A	
R5F2L3A8BDFA	64 Kbytes	8 Kbytes	PRQP0100JD-B	
R5F2L3AABDFP	96 Kbytes	10 Kbytes	PLQP0100KB-A	
R5F2L3AABDFA	96 Kbytes	10 Kbytes	PRQP0100JD-B	
R5F2L3ACBDFP	128 Kbytes	10 Kbytes	PLQP0100KB-A	
R5F2L3ACBDFA	128 Kbytes	10 Kbytes	PRQP0100JD-B	




Figure 1.8 Correspondence of Part No., with Memory Size and Package of R8C/L3AB Group

# 1.3 Block Diagrams

Figure 1.9 shows a Block Diagram of R8C/L35A and R8C/L35B Groups. Figure 1.10 shows a Block Diagram of R8C/L36A and R8C/L36B Groups. Figure 1.11 shows a Block Diagram of R8C/L38A and R8C/L38B Groups. Figure 1.12 shows a Block Diagram of R8C/L3AA and R8C/L3AB Groups.




Figure 1.9 Block Diagram of R8C/L35A and R8C/L35B Groups




Figure 1.10 Block Diagram of R8C/L36A and R8C/L36B Groups




Figure 1.11 Block Diagram of R8C/L38A and R8C/L38B Groups




Figure 1.12 Block Diagram of R8C/L3AA and R8C/L3AB Groups

# 1.4 Pin Assignments

Figures 1.13 to 1.17 show pin assignments (top view). Tables 1.16 to 1.18 list the pin name information by pin number.




Figure 1.13 Pin Assignment (Top View) of PLQP0052JA-A Package




Figure 1.14 Pin Assignment (Top View) of PLQP0064KB-A and PLQP0064GA-A Packages




Figure 1.15 Pin Assignment (Top View) of PLQP0080KB-A and PLQP0080JA-A Packages




Figure 1.16 Pin Assignment (Top View) of PLQP0100KB-A Package




Figure 1.17 Pin Assignment (Top View) of PRQP0100JD-B Package

Table 1.16 Pin Name Information by Pin Number (1)

Pi	n Num	ber					I	O Pin Functions	s for Pe	ripheral	Modules	
L3AA L3AB (Note 2)	L38A L38B	L36A L36B	L35A L35B	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	I <sup>2</sup> C bus	A/D Converter, D/A Converter, Comparator B	LCD drive control circuit
1 [3]	80	61	51		P13_3			CLK0			AN3	
2 [4]	1	62	52		P13_2			RXD0			AN2	
3 [5]	2	63	1		P13_1			TXD0			AN1/DA1	
4 [6]	3	64	2	WKUP1 (3)	P13_0						AN0/DA0	
5 [7]	4	1	3	WKUP0								
6 [8]	5	2	4	VREF								
7 [9]	6	3	5	MODE								
8 [10]	7	4	6	XCIN								
9 [11]	8	5	7	XCOUT								
10 [12]	9	6	8	RESET								
11 [13]	10	7	9	XOUT	P12_1							
12 [14]	11	8	10	VSS/ AVSS								
13 [15]	12	9	11	XIN VCC/	P12_0							
14 [16]	13	10	12	AVCC								
15 [17]	14	11			P11_7	(INT7)	TREO				(ADTRG)	
16 [18]	15	12			P11_6	(INT6)	TRBO					
17 [19]	16	13			P11_5	(INT5)	TRAO					
18 [20]	17	14	13		P11_4	(INT4)	TRAIO	(RXD0)				
19 [21]	18	15	14		P11_3	(INT3)		(CTS2/RTS2)	SCS		IVCMP3	
20 [22]	19	16	15		P11_2	(INT2)		(RXD2/SCL2/ TXD2/SDA2)	SSO	SDA	IVREF3	
21 [23]	20	17	16		P11_1	(INT1)		(RXD2/SCL2/ TXD2/SDA2)	SSI		IVCMP1	
22 [24]	21	18	17		P11_0	(INTO)		(CLK2)	SSCK	SCL	IVREF1	
23 [25]					P10_7	(KI7)	(TRDIOD1)	,				
24 [26]					P10_6	(KI6)	(TRDIOC1)					
25 [27]					P10_5	, ,	(TRDIOB1)					
						(KI5)	(TRDIOA1)					
26 [28]					P10_4	(KI4)	1					
27 [29]					P10_3	(KI3)	(TRDIOD0)					
28 [30]					P10_2	(KI2)	(TRDIOC0)					
29 [31]					P10_1	(KI1)	(TRDIOB0)					
30 [32]					P10_0	(KIO)	(TRDIOA0/ TRDCLK)					
31 [33]	22	19	18		P7_7							COM0
32 [34]	23	20	19		P7_6							COM1
33 [35] 34 [36]	24 25	21 22	20 21		P7_5 P7_4							COM2 COM3
<b>†</b>			۷.									SEG55/
35 [37]	26	23			P7_3							COM4 SEG54/
36 [38]	27	24			P7_2							COM5
37 [39]	28	25			P7_1							SEG53/ COM6
38 [40]	29	26			P7_0							SEG52/ COM7
39 [41]	30				P6_7		TRDIOD1					SEG51

#### Notes:

- 1. The pin in parentheses can be assigned by a program.
- 2. The <u>number</u> in brackets indicates the pin number for the 100P6F package.
- 3. The  $\overline{WKUP1}$  pin is not available in the R8C/L35A, R8C/L35B, R8C/L36A, and R8C/L36B Groups.

Table 1.17 Pin Name Information by Pin Number (2)

P	in Nun	nber						I/O Pin Function	s for Pe	eripheral M	lodules	
L3AA L3AB	L38A L38B	L36A L36B	L35A L35B	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	I <sup>2</sup> C bus	A/D Converter, D/A Converter,	LCD drive control
(Note 2) 40 [42]	31				De e		TRDIOC1				Comparator B	circuit SEG50
40 [42]	32				P6_6 P6_5		TRDIOC1					SEG50 SEG49
42 [44]	33				P6_4		TRDIOA1					SEG48
43 [45]	34				P6_3		TRDIOD0					SEG47
44 [46]	35				P6_2		TRDIOC0					SEG46
45 [47]	36				P6_1		TRDIOB0					SEG45
46 [48]	37				P6_0		TRDIOA0/ TRDCLK					SEG44
47 [49]					P5_3							SEG43
48 [50]					P5_2							SEG42
49 [51]					P5_1							SEG41 SEG40
50 [52]					P5_0		TRCIOD/					
51 [53]	38	27	22		P4_7		TRCIOB/ TRCIOC/					SEG39
52 [54]	39	28	23		P4_6		TRCIOC					SEG38
53 [55]	40	29	24		P4_5		TRCIOB					SEG37
54 [56]	41	30	25		P4_4		TRCIOA/ TRCTRG					SEG36
55 [57]	42	31	26		P4_3		TRCCLK/ TRCTRG					SEG35
56 [58]	43	32	27		P4_2			CLK1				SEG34
57 [59]	44	33	28		P4_1			RXD1				SEG33
58 [60]	45	34	29		P4_0			TXD1				SEG32
59 [61]	46	35			P3_7	INT7	TRCTRG				ADTRG	SEG31
60 [62]	47	36			P3_6	INT6						SEG30
61 [63]	48	37			P3_5	INT5						SEG29
62 [64]	49	38			P3_4	INT4						SEG28
63 [65]	50	39	30		P3_3	ĪNT3						SEG27
64 [66]	51	40	31		P3_2	INT2						SEG26
65 [67]	52	41	32		P3_1	INT1						SEG25
66 [68]	53	42	33		P3_0							SEG24
						INT0						
67 [69]	54	43	34		P2_7	KI7						SEG23
68 [70]	55	44	35		P2_6	KI6						SEG22
69 [71]	56	45	36		P2_5	KI5						SEG21
70 [72]	57	46	37		P2_4	KI4			<u> </u>			SEG20
71 [73]	58				P2_3	KI3						SEG19
72 [74]	59				P2_2	KI2						SEG18
73 [75]	60				P2_1	KI1						SEG17
74 [76]	61				P2_0	KI0						SEG16 (4)
75 [77]					P1_7							SEG15
76 [78]					P1_6				<u> </u>			SEG14
77 [79] 78 [80]	-				P1_5 P1_4				1			SEG13 SEG12
79 [81]	62				P1_4				+		AN15	SEG12 SEG11
80 [82]	63				P1_2				<del>                                     </del>		AN14	SEG10
81 [83]	64				P1_1				1		AN13	SEG9
82 [84]	65				P1_0						AN12	SEG8
83 [85]	66	47	38		P0_7						AN11 <sup>(3)</sup>	SEG7 (5)
84 [86]	67	48	39		P0_6						AN10 <sup>(3)</sup>	SEG6 (5)

#### Notes:

- 1. The pin in parentheses can be assigned by a program.
- 2. The number in brackets indicates the pin number for the 100P6F package.
- 3. Pins AN10 and AN11 are not available in the R8C/L35A, R8C/L35B, R8C/L36A, and R8C/L36B Groups.
- 4. SEG16 pin is not available in the R8C/L38A and R8C/L38B Groups.
- 5. Pins SEG6 and SEG7 are not available in the R8C/L35A, R8C/L35B, R8C/L36A, and R8C/L36B Groups.

Pin Name Information by Pin Number (3) **Table 1.18** 

Р	in Nun	nber				I/O Pin Functions for Peripheral Modules						
L3AA L3AB (Note 2)	L38A L38B	L36A L36B	L35A L35B	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	I <sup>2</sup> C bus	A/D Converter, D/A Converter, Comparator B	LCD drive control circuit
85 [87]	68	49	40		P0_5						AN9	SEG5
86 [88]	69	50	41		P0_4						AN8	SEG4
87 [89]	70	51	42		P0_3						AN7	SEG3
88 [90]	71	52	43		P0_2						AN6	SEG2
89 [91]	72	53	44		P0_1						AN5	SEG1
90 [92]	73	54	45		P0_0						AN4	SEG0
91 [93]	74	55	46									VL1
92 [94]	75	56	47									VL2
93 [95]	76	57										VL3
94 [96]	77	58	48		P12_3							CL2
95 [97]	78	59	49		P12_2							CL1
96 [98]	79	60	50									VL4
97 [99]					P13_7		TRGCLKB				AN19	
98 [100]					P13_6		TRGIOB				AN18	
99 [1]					P13_5		TRGCLKA				AN17	
100 [2]					P13_4		TRGIOA				AN16	

- The pin in parentheses can be assigned by a program.
   The number in brackets indicates the pin number for the 100P6F package.

#### 1.5 **Pin Functions**

Tables 1.19 and 1.20 list pin functions.

**Table 1.19** Pin Functions (1)

Item	Pin Name	I/O Type	Description		
Power supply input	VCC, VSS	_	Apply 1.8 V to 5.5 V to the VCC pin.		
			Apply 0 V to the VSS pin.		
Analog power	AVCC, AVSS	_	Power supply for the A/D converter.		
supply input			Connect a capacitor between AVCC and AVSS.		
Reset input	RESET	I	Driving this pin low resets the MCU.		
MODE	MODE	I	Connect this pin to VCC via a resistor.		
Power-off mode exit input	WKUP0	I	This pin is provided for input to exit the mode used in power-off mode. Connect to VSS when not using power-off mode.		
	WKUP1	I	This pin is provided for input to exit the mode used in power-off mode.		
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic oscillator or a crystal oscillator between		
XIN clock output	XOUT	0	pins XIN and XOUT. (1) To use an external clock, input it to the XIN pin and leave the XOUT pin open.		
XCIN clock input	XCIN	I	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between pins XCIN and XCOUT. (1)		
XCIN clock output	XCOUT	0	To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.		
INT interrupt input	INT0 to INT7	I	INT interrupt input pins.		
Key input interrupt	KI0 to KI7	I	Key input interrupt input pins		
Timer RA	TRAIO	I/O	Timer RA I/O pin		
	TRAO	0	Timer RA output pin		
Timer RB	TRBO	0	Timer RB output pin		
Timer RC	TRCCLK	I	External clock input pin		
	TRCTRG	I	External trigger input pin		
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins		
Timer RD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1	I/O	Timer RD I/O pins		
	TRDCLK	I	External clock input pin		
Timer RE	TREO	0	Divided clock output pin		
Timer RG	TRGCLKA, TRGCLKB	I I	Timer RG input pins		
	TRGIOA, TRGIOB	I/O	Timer RG I/O pins		
Serial interface	CLK0, CLK1, CLK2	I/O	Transfer clock I/O pins		
	RXD0, RXD1, RXD2	I	Serial data input pins		
	TXD0, TXD1, TXD2	0	Serial data output pins		
	CTS2		Transmission control input pin		
	RTS2	0	Reception control output pin		
	SCL2	I/O	I <sup>2</sup> C mode clock I/O pin		
	SDA2	I/O	I <sup>2</sup> C mode data I/O pin		

I: Input

O: Output

I/O: Input and output

Note:

1. Contact the oscillator manufacturer for oscillation characteristics.

Table 1.20 Pin Functions (2)

Item	Pin Name	I/O Type	Description
I <sup>2</sup> C bus	SCL	I/O	Clock I/O pin
	SDA	I/O	Data I/O pin
SSU	SSI	I/O	Data I/O pin
	SCS	I/O	Chip-select signal I/O pin
	SSCK	I/O	Clock I/O pin
	SSO	I/O	Data I/O pin
Reference voltage input	VREF	I	Reference voltage input pin for the A/D converter and the D/A converter
A/D converter	AN0 to AN11	- 1	A/D converter analog input pins
	ADTRG	I	AD external trigger input pin
D/A converter	DA0, DA1	0	D/A converter output pins
Comparator B	IVCMP1, IVCMP3	- 1	Comparator B analog voltage input pins
	IVREF1, IVREF3	I	Comparator B reference voltage input pins
I/O ports	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0, P5_3, P6_0 to P6_7 P7_0 to P7_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_3, P13_0 to P13_7	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually.  Any port set to input can be set to use a pull-up resistor or not by a program.  Ports P10_0 to P10_7 and P11_0 to P11_7 can be used as LED drive ports.
Segment output	SEG0 to SEG55	0	LCD segment output pins
Common output	COM0 to COM7	0	LCD common output pins
Voltage multiplier capacity connect pins	CL1, CL2	0	Connect pins for the LCD control voltage multiplier
LCD power supply	VL1	I/O	Apply the voltage: $0 \le VL1 \le VL2 \le VL3 \le VL4$ .
	VL2 to VL4	I	VL1 can be used as the reference potential input or output pin when setting the voltage multiplier.

I: Input

O: Output

I/O: Input and output

Note:

1. Contact the oscillator manufacturer for oscillation characteristics.

# 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register banks.




Figure 2.1 CPU Registers

# 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

### 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

# 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

# 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

### 2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

# 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

# 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

# 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

## **2.8.1** Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

## 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

## 2.8.3 **Zero Flag (Z)**

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

# 2.8.4 **Sign Flag (S)**

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

### 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.

# 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

# 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

# 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

#### 2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

# 3. Memory

Figure 3.1 is a Memory Map of each group. Each group has a 1-Mbyte address space from addresses 00000h to FFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 6-Kbyte internal RAM area is allocated addresses 00400h to 01BFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.




Figure 3.1 Memory Map

#### **Special Function Registers (SFRs)** 4.

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.16 list SFR information and Table 4.17 lists the ID Code Areas and Option Function Select Area.

Table 4.1 SFR Information (1) (1)

	. ,		
Address	Register	Symbol	After Reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	00100000b
0000h	System Clock Control Register 1	CM1	00100000b
0008h	Module Standby Control Register	MSTCR	00h
0009h	System Clock Control Register 3	CM3	00h
000Ah	Protect Register	PRCR	00h
000Bh	Reset Source Determination Register	RSTFR	XXh (2)
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDTC	00111111b
0010h	Waterlady Timer Control Hegister	WBIO	0011111110
0011h			
0012h			
0013h			
0014h			
0015h			
0016h			
0017h			
0018h			
0019h			
001Ah			
0017th			
001Ch	Count Source Protection Mode Register	CSPR	00h
00 ICII	Count Source Protection Mode Register	CSPR	
			10000000b <sup>(3)</sup>
001Dh			
001Eh			
001Fh			
0020h	Power-Off Mode Control Register 0	POMCR0	X0000000b
0021h	-		
0022h			
0023h			
0024h			
0024h			
	On Ohio Before and Voltage Control Beginter	OOVEECE	001-
0026h	On-Chip Reference Voltage Control Register	OCVREFCR	00h
0027h			
0028h			
0029h			
002Ah			
002Bh			
002Ch			
002Dh			<u> </u>
002Eh			+
			+
			+
002Fh			i
0030h			
0030h 0031h			
0030h 0031h 0032h			
0030h 0031h 0032h 0033h			
0030h 0031h 0032h	Voltage Detect Register 2	VCA2	00h
0030h 0031h 0032h 0033h	Voltage Detect Register 2	VCA2	00h
0030h 0031h 0032h 0033h 0034h 0035h	Voltage Detect Register 2	VCA2	00h
0030h 0031h 0032h 0033h 0034h 0035h 0036h	Voltage Detect Register 2	VCA2	00h
0030h 0031h 0032h 0033h 0034h 0035h 0036h 0037h	Voltage Detect Register 2	VCA2	00h
0030h 0031h 0032h 0033h 0034h 0035h 0036h	Voltage Detect Register 2	VCA2	00h

X: Undefined
Notes:

1. Blank spaces are reserved. No access is allowed.

The CWR bit in the RSTFR register is set to 0 after power-on or exit from power-off mode. Hardware reset, software reset, or watchdog timer reset does not affect this bit.

<sup>3.</sup> The CSPROINI bit in the OFS register is set to 0.

Table 4.2 SFR Information (2) (1)

Address	Register	Symbol	After Reset
	negistei	Symbol	Ailei nesei
003Ah			
003Bh			
003Ch			
003Dh			
003Eh			
003Fh			
0040h			
		EMBB)///	V0000000
0041h	Flash Memory Ready Interrupt Control Register	FMRDYIC	XXXXX000b
0042h			
0043h	INT7 Interrupt Control Register	INT7IC	XX00X000b
0044h	INT6 Interrupt Control Register	INT6IC	XX00X000b
0045h	INT5 Interrupt Control Register	INT5IC	XX00X000b
0045h	INT4 Interrupt Control Register	INT4IC	XX00X000b
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h	Timer RD0 Interrupt Control Register	TRD0IC	XXXXX000b
0049h	Timer RD1 Interrupt Control Register	TRD1IC	XXXXX000b
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXX000b
004Ch	UART2 Receive Interrupt Control Register	S2RIC	XXXXX000b
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh	SSU Interrupt Control Register / IIC bus Interrupt Control Register (2)	SSUIC/IICIC	XXXXX000b
0050h		-	
0050h	LIADTO Transmit Intervent Central Posister	SOTIC	VVVVV000h
	UART0 Transmit Interrupt Control Register		XXXXX000b
0052h	UART0 Receive Interrupt Control Register	S0RIC	XXXXX000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXX000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXXX000b
0055h	INT2 Interrupt Control Register	INT2IC	XX00X000b
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
	Timer NA interrupt Control negister	TRAIC	^^^^
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Ch			
005Dh	INT0 Interrupt Control Register	INT0IC	XX00X000b
005Eh	UART2 Bus Collision Detection Interrupt Control Register	U2BCNIC	XXXXX000b
005Fh			
0060h			
0061h			
0062h			
0063h			
0064h			
0065h		İ	
0066h			
0067h			ļ
0068h			
0069h			
006Ah			
006Bh	Timer RG Interrupt Control Register	TRGIC	XXXXX000b
006Ch			1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
			<del> </del>
006Dh			ļ
006Eh			
006Fh			
0070h		İ	
0071h			<u> </u>
0072h			
0073h			
0074h		1	
0075h			
0076h			
0077h			<del> </del>
0078h			
0079h			
007Ah			
007Bh			
			<del> </del>
007Ch			
007Dh			
007Eh			
007Fh			
Y: Undefined		•	

X: Undefined Notes: 1. Blan 2. Sele

Blank spaces are reserved. No access is allowed. Selectable by the IICSEL bit in the SSUIICSR register.

SFR Information (3) (1) Table 4.3

Address	Register	Symbol	After Reset
0080h	DTC Activation Control Register	DTCTL	00h
0081h	•		
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h	DTC Activation Enable Register 0	DTCEN0	00h
0089h	DTC Activation Enable Register 1	DTCEN1	00h
008Ah	DTC Activation Enable Register 2	DTCEN2	00h
008Bh	DTC Activation Enable Register 3	DTCEN3	00h
008Ch	DTC Activation Enable Register 4	DTCEN4	00h
008Dh	DTC Activation Enable Register 5	DTCEN5	00h
008Eh	DTC Activation Enable Register 6	DTCEN6	00h
008Fh	B 10 / letivation Enable (legister o	BIOLIVO	0011
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			1
0097h			<u> </u>
0098h			
0099h			
0093h			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UARTO Transmit Buffer Register	U0TB	XXh
00A3h	- Of the Handing Band, Hogiston	00.5	XXh
00A3h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
		U0C1	
00A5h	UART0 Transmit/Receive Control Register 1		00000010b
00A6h	UART0 Receive Buffer Register	U0RB	XXh
00A7h			XXh
00A8h	UART2 Transmit/Receive Mode Register	U2MR	00h
00A9h	UART2 Bit Rate Register	U2BRG	XXh
00AAh	UART2 Transmit Buffer Register	U2TB	XXh
00ABh			XXh
00ACh	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
00ADh	UART2 Transmit/Receive Control Register 1	U2C1	00001000b
00ADII	UART2 Receive Buffer Register	U2RB	XXh
	Ontite heceive buildi hegistei	UZNB	
00AFh	LIAPTO DI WALEW E O	115//55	XXh
00B0h	UART2 Digital Filter Function Select Register	URXDF	00h
00B1h			
00B2h			
00B3h			
00B4h			
00B5h			1
00B6h			
			+
00B7h			
00B7h 00B8h			
00B7h 00B8h 00B9h			
00B7h 00B8h 00B9h 00BAh			
00B7h 00B8h 00B9h 00BAh 00BBh	UART2 Special Mode Register 5	U2SMR5	00h
00B7h 00B8h 00B9h 00BAh 00BBh 00BCh	UART2 Special Mode Register 4	U2SMR4	00h 00h
00B7h 00B8h 00B9h 00BAh 00BBh			
00B7h 00B8h 00B9h 00BAh 00BBh 00BCh	UART2 Special Mode Register 4	U2SMR4	00h

X: Undefined
Note:
1. Blank spaces are reserved. No access is allowed.

SFR Information (4) (1) Table 4.4

Address	Register	Symbol	After Reset
00C0h	A/D Register 0	AD0	XXh
00C1h		1.24	000000XXb
00C2h	A/D Register 1	AD1	XXh
00C3h	7 VB Hogistor 1	7.5	000000XXb
00C4h	A/D Register 2	AD2	XXh
00C5h	7 VB Troglotor E	7.52	000000XXb
00C6h	A/D Register 3	AD3	XXh
00C7h	7VB Hogister 6	7150	000000XXb
00C8h	A/D Register 4	AD4	XXh
00C9h	A/D Hegister 4	704	000000XXb
00CAh	A/D Register 5	AD5	XXh
00CBh	A D Hegister 5	ADS	000000XXb
00CCh	A/D Register 6	AD6	XXh
00CDh	- NB Hogister 0	7180	000000XXb
00CEh	A/D Register 7	AD7	XXh
00CEh	A/D Register /	ADI	000000XXb
00D0h			0000000000
00D0H			
00D1fi			
00D3h	A/D Mada Dagistor	ADMOD	006
00D4h	A/D Mode Register	ADMOD	00h
00D5h	A/D Input Select Register	ADINSEL	11000000b
00D6h	A/D Control Register 0	ADCON0	00h
00D7h	A/D Control Register 1	ADCON1	00h
00D8h	D/A 0 Register	DA0	00h
00D9h	D/A 1 Register	DA1	00h
00DAh			
00DBh			
00DCh	D/A Control Register	DACON	00h
00DDh			
00DEh			
00DFh			
00E0h	Port P0 Register	P0	XXh
00E1h	Port P1 Register	P1	XXh
00E2h	Port P0 Direction Register	PD0	00h
00E3h	Port P1 Direction Register	PD1	00h
00E4h	Port P2 Register	P2	XXh
00E5h	Port P3 Register	P3	XXh
00E6h	Port P2 Direction Register	PD2	00h
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	XXh
00E9h	Port P5 Register	P5	XXh
00EAh	Port P4 Direction Register	PD4	00h
00EBh	Port P5 Direction Register	PD5	00h
00ECh	Port P6 Register	P6	XXh
00EDh	Port P7 Register	P7	XXh
00EEh	Port P6 Direction Register	PD6	00h
00EFh	Port P7 Direction Register	PD7	00h
00F0h		<u> </u>	1
00F1h			
00F2h			
00F3h			
00F4h	Port P10 Register	P10	XXh
00F5h	Port P11 Register	P11	XXh
00F6h	Port P10 Direction Register	PD10	00h
00F7h	Port P11 Direction Register	PD11	00h
00F8h	Port P12 Register	P12	XXh
00F9h	Port P13 Register	P13	XXh
	Port P13 Register Port P12 Direction Register		
00FAh	Port P12 Direction Register Port P13 Direction Register	PD12	00h
00FBh	POIL P13 DIRECTION REGISTER	PD13	00h
00FCh			
00FDh			
00FEh 00FFh			
	1		

X: Undefined
Note:
1. Blank spaces are reserved. No access is allowed.

SFR Information (5) (1) Table 4.5

Address	Register	Symbol	After Reset
0100h		TRACR	00h
0100H	Timer RA Control Register Timer RA I/O Control Register	TRAIOC	00h
0101h	Timer RA Mode Register	TRAMR	00h
0102h	Timer RA Prescaler Register	TRAPRE	FFh
0103h	Timer RA Register	TRA	FFh
0104h	LIN Control Register 2	LINCR2	00h
	LIN Control Register 2  LIN Control Register		
0106h		LINCR	00h
0107h	LIN Status Register	LINST	00h
0108h	Timer RB Control Register	TRBCR	00h
0109h	Timer RB One-Shot Control Register	TRBOCR	00h
010Ah	Timer RB I/O Control Register	TRBIOC	00h
010Bh	Timer RB Mode Register	TRBMR	00h
010Ch	Timer RB Prescaler Register	TRBPRE	FFh
010Dh	Timer RB Secondary Register	TRBSC	FFh
010Eh	Timer RB Primary Register	TRBPR	FFh
010Fh			
0110h			
0111h			
0112h			
0113h			
0114h			
0115h			
0116h			
0117h			
0118h	Timer RE Second Data Register / Timer RE Counter Data Register	TRESEC	XXh
0119h	Timer RE Minute Data Register / Timer RE Compare Data Register	TREMIN	XXh
011Ah	Timer RE Hour Data Register	TREHR	XXh
011Bh	Timer RE Day of Week Data Register	TREWK	XXh
011Ch	Timer RE Control Register 1	TRECR1	XXXXX0XXb
011Dh	Timer RE Control Register 2	TRECR2	XXh
011Eh	Timer RE Count Source Select Register	TRECSR	00001000b
011Fh	I mist the death deather color hegister	255.1	000010000
0120h	Timer RC Mode Register	TRCMR	01001000b
0121h	Timer RC Control Register 1	TRCCR1	00h
012111	Timer RC Interrupt Enable Register	TRCIER	01110000b
0123h	Timer RC Status Register	TRCSR	01110000b
0123h	Timer RC I/O Control Register 0	TRCIOR0	10001000b
0124H	Timer RC I/O Control Register 1	TRCIOR1	10001000b
0125h	Timer RC Counter	TRC	00h
0126H	Timer no counter	INC	00h
1	Times BO Compared Devictor A	TROOPA	
0128h	Timer RC General Register A	TRCGRA	FFh
0129h	T	TD00DD	FFh
012Ah	Timer RC General Register B	TRCGRB	FFh
012Bh			FFh
012Ch	Timer RC General Register C	TRCGRC	FFh
012Dh			FFh
012Eh	Timer RC General Register D	TRCGRD	FFh
012Fh			FFh
0130h	Timer RC Control Register 2	TRCCR2	00011000b
0131h	Timer RC Digital Filter Function Select Register	TRCDF	00h
0132h	Timer RC Output Master Enable Register	TRCOER	01111111b
0133h	Timer RC Trigger Control Register	TRCADCR	00h
0134h			
0135h	Timer RD Control Expansion Register	TRDECR	00h
0136h	Timer RD Trigger Control Register	TRDADCR	00h
0137h	Timer RD Start Register	TRDSTR	11111100b
0138h	Timer RD Mode Register	TRDMR	00001110b
0139h	Timer RD PWM Mode Register	TRDPMR	10001000b
013Ah	Timer RD Function Control Register	TRDFCR	10000000b
013Bh	Timer RD Output Master Enable Register 1	TRDOER1	FFh
013Ch	Timer RD Output Master Enable Register 2	TRDOER2	01111111b
013Dh	Timer RD Output Control Register	TRDOCR	00h
013Eh	Timer RD Digital Filter Function Select Register 0	TRDDF0	00h
013Fh	Timer RD Digital Filter Function Select Register 1	TRDDF1	00h
	LUMBER BULLINGS EUTER EURCHON SEIECT REGISTER 1	LIBDDET	i UUN

X: Undefined
Note:
1. Blank spaces are reserved. No access is allowed.

SFR Information (6) (1) Table 4.6

14510 4.0	of it information (o) · ·		
Address	Register	Symbol	After Reset
0140h	Timer RD Control Register 0	TRDCR0	00h
0141h	Timer RD I/O Control Register A0	TRDIORA0	10001000b
0142h	Timer RD I/O Control Register C0	TRDIORC0	10001000b
0143h	Timer RD Status Register 0	TRDSR0	11100000b
0144h	Timer RD Interrupt Enable Register 0	TRDIER0	11100000b
0145h	Timer RD PWM Mode Output Level Control Register 0	TRDPOCR0	11111000b
0146h	Timer RD Counter 0	TRD0	00h
0147h			00h
0148h	Timer RD General Register A0	TRDGRA0	FFh
0149h			FFh
014Ah	Timer RD General Register B0	TRDGRB0	FFh
014Bh			FFh
014Ch	Timer RD General Register C0	TRDGRC0	FFh
014Dh			FFh
014Eh	Timer RD General Register D0	TRDGRD0	FFh
014Fh			FFh
0150h	Timer RD Control Register 1	TRDCR1	00h
0151h	Timer RD I/O Control Register A1	TRDIORA1	10001000b
0152h	Timer RD I/O Control Register C1	TRDIORC1	10001000b
0153h	Timer RD Status Register 1	TRDSR1	11000000b
0154h	Timer RD Interrupt Enable Register 1	TRDIER1	11100000b
0155h	Timer RD PWM Mode Output Level Control Register 1	TRDPOCR1	11111000b
0156h	Timer RD Counter 1	TRD1	00h
0157h			00h
0158h	Timer RD General Register A1	TRDGRA1	FFh
0159h			FFh
015Ah	Timer RD General Register B1	TRDGRB1	FFh
015Bh	j		FFh
015Ch	Timer RD General Register C1	TRDGRC1	FFh
015Dh			FFh
015Eh	Timer RD General Register D1	TRDGRD1	FFh
015Fh			FFh
0160h	UART1 Transmit/Receive Mode Register	U1MR	00h
0161h	UART1 Bit Rate Register	U1BRG	XXh
0162h	UART1 Transmit Buffer Register	U1TB	XXh
0163h	Of the Francisco Editor Regiotor	0115	XXh
0164h	UART1 Transmit/Receive Control Register 0	U1C0	00001000b
0165h	UART1 Transmit/Receive Control Register 1	U1C1	00000010b
0166h	UART1 Receive Buffer Register	U1RB	XXh
0167h	To with those we ballot hogister	01115	XXh
0168h			7001
0169h			
016Ah			
016Bh			+
016Ch			
016Dh			
016Eh			
016En			
016Fn 0170h	Timor PG Mode Pogistor	TDOME	01000000
	Timer RG Mode Register	TRGMR	01000000b
0171h	Timer RG Count Control Register	TRGCNTC	00h
0172h	Timer RG Control Register	TRGCR	10000000b
0173h	Timer RG Interrupt Enable Register	TRGIER	11110000b
0174h	Timer RG Status Register	TRGSR	11100000b
0175h	Timer RG I/O Control Register	TRGIOR	00h
0176h	Timer RG Counter	TRG	00h
0177h			00h
0178h	Timer RG General Register A	TRGGRA	FFh
0179h			FFh
017Ah	Timer RG General Register B	TRGGRB	FFh
017Bh			FFh
017Ch	Timer RG General Register C	TRGGRC	FFh
017Dh			FFh
01756	Timer RG General Register D	TRGGRD	FFh
017Eh	Time na deneral negister b	maand	1 1 1 11

X: Undefined
Note:
1. Blank spaces are reserved. No access is allowed.

Table 4.7 SFR Information (7) (1)

Address	Register	Symbol	After Reset
0180h	Timer RA Pin Select Register	TRASR	00h
0181h	Timer RB/RC Pin Select Register	TRBRCSR	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0183h	Timer RC Pin Select Register 1	TRCPSR1	00h
0184h	Timer RD Pin Select Register 0	TRDPSR0	00h
0185h	Timer RD Pin Select Register 1	TRDPSR1	00h
0186h			
0187h	Timer RG Pin Select Register	TRGPSR	00h
0188h	UART0 Pin Select Register	U0SR	00h
0189h	UART1 Pin Select Register	U1SR	00h
018Ah	UART2 Pin Select Register 0	U2SR0	00h
018Bh	UART2 Pin Select Register 1	U2SR1	00h
018Ch	SSU/IIC Pin Select Register	SSUIICSR	00h
018Dh	Key Input Pin Select Register	KISR	00h
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h
018Fh	I/O Function Pin Select Register	PINSR	00h
0190h			
0191h			
0192h			
0193h	SS Bit Counter Register	SSBR	11111000b
0194h	SS Transmit Data Register L / IIC bus Transmit Data Register (2)	SSTDR/ICDRT	FFh
0195h	SS Transmit Data Register H (2)	SSTDRH	FFh
0196h	SS Receive Data Register L / IIC bus Receive Data Register (2)	SSRDR/ICDRR	FFh
0197h	SS Receive Data Register H (2)	SSRDRH	FFh
0198h	SS Control Register H / IIC bus Control Register 1 (2)	SSCRH/ICCR1	00h
0199h	SS Control Register L / IIC bus Control Register 2 (2)	SSCRL/ICCR2	01111101b
019Ah	SS Mode Register / IIC bus Mode Register (2)	SSMR/ICMR	00010000b/00011000b
019An		SSER/ICIER	00010000b/00011000b
	SS Enable Register / IIC bus Interrupt Enable Register (2)		
019Ch	SS Status Register / IIC bus Status Register (2)	SSSR/ICSR	00h/0000X000b
019Dh	SS Mode Register 2 / Slave Address Register (2)	SSMR2/SAR	00h
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh			
01B0h			
01B1h			
01B2h	Flash Memory Status Register	FST	10000X00b
01B3h			
01B4h	Flash Memory Control Register 0	FMR0	00h
01B5h	Flash Memory Control Register 1	FMR1	00h
01B6h	Flash Memory Control Register 2	FMR2	00h
01B7h			
01B8h			
01B9h			
01BAh			
01BBh			
	I		
01BCh			<u> </u>
01BCh			

X: Undefined
Notes:

1. Blank spaces are reserved. No access is allowed.
2. Selectable by the IICSEL bit in the SSUIICSR register.

SFR Information (8) (1) Table 4.8

14510 4.0	or it information (o) · ·		
Address	Register	Symbol	After Reset
01C0h	Address Match Interrupt Register 0	RMAD0	XXh
01C1h			XXh
01C2h			0000XXXXb
01C3h	Address Match Interrupt Enable Register 0	AIER0	00h
01C4h	Address Match Interrupt Register 1	RMAD1	XXh
01C5h			XXh
01C6h			0000XXXXb
01C7h	Address Match Interrupt Enable Register 1	AIER1	00h
01C8h			
01C9h			
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			
01CFh			
01D0h			
01D1h			
01D2h			
01D3h			
01D4h			
01D5h			
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			+
01DEh			
01DEn			
01E0h	Port P0 Pull-Up Control Register	POPUR	00h
01E011	Port P1 Pull-Up Control Register	P1PUR	00h
01E2h	Port P2 Pull-Up Control Register	P2PUR	00h
01E3h	Port P3 Pull-Up Control Register	P3PUR	00h
01E4h	Port P4 Pull-Up Control Register	P4PUR	00h
01E5h	Port P5 Pull-Up Control Register	P5PUR	00h
01E6h	Port P6 Pull-Up Control Register	P6PUR	00h
01E7h	Port P7 Pull-Up Control Register	P7PUR	00h
01E8h			
01E9h			
01EAh	Port 10 Pull-Up Control Register	P10PUR	00h
01EBh	Port 11 Pull-Up Control Register	P11PUR	00h
01ECh	Port 12 Pull-Up Control Register	P12PUR	00h
01EDh	Port 13 Pull-Up Control Register	P13PUR	00h
01EEh			
01EFh			
01F0h	Port P10 Drive Capacity Control Register	P10DRR	00h
01F1h	Port P11 Drive Capacity Control Register	P11DRR	00h
01F2h			
01F3h			
01F4h			
01F5h	Input Threshold Control Register 0	VLT0	00h
01F6h	Input Threshold Control Register 1	VLT1	00h
01F7h	Input Threshold Control Register 2	VLT2	00h
01F8h	Comparator B Control Register 0	INTCMP	00h
01F9h			
01FAh	External Input Enable Register 0	INTEN	00h
01FBh	External Input Enable Register 1	INTEN1	00h
01FCh	INT Input Filter Select Register 0	INTF	00h
	INT Input Filter Select Register 1	INTF1	00h
01FDh	I IN I INDULTILLE Select Redister I		
01FDh 01FEh	Key Input Enable Register 0	KIEN	00h

X: Undefined
Note:
1. Blank spaces are reserved. No access is allowed.

SFR Information (9) (1) Table 4.9

Address	Register	Symbol	After Reset
0200h	LCD Control Register	LCR0	00h
0201h	LCD Bias Control Register	LCR1	00h
0202h	LCD Display Control Register	LCR2	X0000000b
0203h	LCD Clock Control Register	LCR3	00h
0204h	EGD Glock Gottle of Floglotof	LOTTO	0011
0205h			
0206h	LCD Port Select Register 0	LSE0	00h
0207h	LCD Port Select Register 1	LSE1	00h
0208h	LCD Port Select Register 2	LSE2	00h
0209h	LCD Port Select Register 3	LSE3	00h
020Ah	LCD Port Select Register 4	LSE4	00h
020Bh	LCD Port Select Register 5	LSE5	00h
020Ch	LCD Port Select Register 6	LSE6	00h
020Dh	LCD Port Select Register 7	LSE7	00h
020Eh			
020Fh			
0210h	LCD Display Data Register	LRA0L	XXh
0211h		LRA1L	XXh
0212h	1	LRA2L	XXh
0213h		LRA3L	XXh
0214h		LRA4L	XXh
0215h	1	LRA5L	XXh
0216h		LRA6L	XXh
0217h		LRA7L	XXh
0218h		LRA8L	XXh
0219h		LRA9L	XXh
021Ah		LRA10L	XXh
021Bh		LRA11L	XXh
021Ch		LRA12L	XXh
021Dh		LRA13L	XXh
021Eh		LRA14L	XXh
021Fh		LRA15L	XXh
0220h		LRA16L	XXh
0221h		LRA17L	XXh
0222h		LRA18L	XXh
0223h		LRA19L	XXh
0224h		LRA20L	XXh
0225h		LRA21L	XXh
0226h		LRA22L	XXh
0227h		LRA23L	XXh
0228h		LRA24L	XXh
0229h		LRA25L	XXh
022Ah		LRA26L	XXh
022Bh		LRA27L	XXh
022Ch		LRA28L	XXh
022Dh		LRA29L	XXh
022Eh		LRA30L	XXh
022Fh		LRA31L	XXh
0230h		LRA32L	XXh
0231h		LRA33L	XXh
0231h		LRA34L	XXh
0233h		LRA35L	XXh
0234h		LRA36L	XXh
0235h		LRA37L	XXh
0236h		LRA38L	XXh
0237h		LRA39L	XXh
0238h		LRA40L	XXh
0239h		LRA41L	XXh
023Ah		LRA42L	XXh
023Bh		LRA43L	XXh
023Ch		LRA44L	XXh
0230h		LRA45L	XXh
023Eh		LRA46L	XXh
023EII		LRA47L	XXh

X: Undefined
Note:
1. Blank spaces are reserved. No access is allowed.

**Table 4.10** SFR Information (10) (1)

Address	Register	Symbol	After Reset
0240h	LCD Display Data Register	LRA48L	XXh
0241h		LRA49L	XXh
0242h		LRA50L	XXh
0243h		LRA51L	XXh
0244h		LRA52L	XXh
0245h		LRA53L	XXh
0246h		LRA54L	XXh
0247h		LRA55L	XXh
0248h		LRA56L	XXh
0249h		LRA57L	XXh
024Ah		LRA58L	XXh
024Bh		LRA59L	XXh
024Ch		LRA60L	XXh
024Dh		LRA61L	XXh
024Eh		LRA62L	XXh
024Fh		LRA63L	XXh
0250h		LRA64L	XXh
0251h		LRA65L	XXh
0252h		LRA66L	XXh
0253h		LRA67L	XXh
0254h		LRA68L	XXh
0255h		LRA69L	XXh
0256h		LRA70L	XXh
0257h		LRA71L	XXh
0258h		LRA72L	XXh
0259h		LRA73L	XXh
025Ah		LRA74L	XXh
025Bh		LRA75L	XXh
025Ch		LRA76L	XXh
025Dh		LRA77L	XXh
025Eh		LRA78L	XXh
025Fh		LRA79L	XXh
0260h		LRA80L	XXh
0261h		LRA81L	XXh
0262h		LRA82L	XXh
0263h		LRA83L	XXh
0264h		LRA84L	XXh
0265h		LRA85L	XXh
0266h		LRA86L	XXh
0267h		LRA87L	XXh
0268h		LRA88L	XXh
0269h		LRA89L	XXh
026Ah		LRA90L	XXh
026Bh		LRA91L	XXh
026Ch		LRA92L	XXh
026Dh		LRA93L	XXh
026Eh		LRA94L	XXh
026Fh		LRA95L	XXh
0270h	LCD Display Control Data Register	LRA0H	XXh
0271h		LRA1H	XXh
0272h		LRA2H	XXh
0273h		LRA3H	XXh
0274h		LRA4H	XXh
0275h		LRA5H	XXh
0276h		LRA6H	XXh
0277h		LRA7H	XXh
0278h		LRA8H	XXh
0279h		LRA9H	XXh
027Ah		LRA10H	XXh
027Bh		LRA11H	XXh
027Ch		LRA12H	XXh
027Dh		LRA13H	XXh
027Eh		LRA14H	XXh
027Fh		LRA15H	XXh
V 11 1 0 1			

X: Undefined
Note:

1. Blank spaces are reserved. No access is allowed.

**Table 4.11** SFR Information (11) (1)

Address	Register	Symbol	After Reset
0280h	LCD Display Control Data Register	LRA16H	XXh
0281h		LRA17H	XXh
0282h		LRA18H	XXh
0283h		LRA19H	XXh
0284h		LRA20H	XXh
0285h		LRA21H	XXh
0286h		LRA22H	XXh
0287h		LRA23H	XXh
0288h		LRA24H	XXh
0289h		LRA25H	XXh
028Ah		LRA26H	XXh
028Bh		LRA27H	XXh
028Ch		LRA28H	XXh
028Dh		LRA29H	XXh
028Eh		LRA30H	XXh
028Fh		LRA31H	XXh
0290h		LRA32H	XXh
0291h		LRA33H	XXh
0292h		LRA34H	XXh
0293h		LRA35H	XXh
0294h		LRA36H	XXh
0295h		LRA37H	XXh
0296h		LRA38H	XXh
0297h		LRA39H	XXh
0298h		LRA40H	XXh
0299h		LRA41H	XXh
029Ah		LRA42H	XXh
029Bh		LRA43H	XXh
029Ch		LRA44H	XXh
029Dh		LRA45H	XXh
029Eh		LRA46H	XXh
029Fh		LRA47H	XXh
02A0h		LRA48H	XXh
02A1h		LRA49H	XXh XXh
02A2h 02A3h		LRA50H LRA51H	XXh
02A3h		LRA52H	XXh
02A411		LRA53H	XXh
02A6h		LRA54H	XXh
02A7h		LRA55H	XXh
02A8h		LRA56H	XXh
02A9h		LRA57H	XXh
02AAh		LRA58H	XXh
02ABh		LRA59H	XXh
02ACh		LRA60H	XXh
02ADh		LRA61H	XXh
02AEh		LRA62H	XXh
02AFh		LRA63H	XXh
02B0h		LRA64H	XXh
02B1h		LRA65H	XXh
02B2h		LRA66H	XXh
02B3h		LRA67H	XXh
02B4h		LRA68H	XXh
02B5h		LRA69H	XXh
02B6h		LRA70H	XXh
02B7h		LRA71H	XXh
02B8h		LRA72H	XXh
02B9h		LRA73H	XXh
02BAh		LRA74H	XXh
02BBh		LRA75H	XXh
02BCh		LRA76H	XXh
02BDh		LRA77H	XXh
02BEh		LRA78H	XXh
02BFh		LRA79H	XXh

X: Undefined
Note:

1. Blank spaces are reserved. No access is allowed.

**Table 4.12** SFR Information (12) (1)

	5		10 5
Address	Register	Symbol	After Reset
02C0h	LCD Display Control Data Register	LRA80H	XXh
02C1h		LRA81H	XXh
02C2h		LRA82H	XXh
02C3h		LRA83H	XXh
02C4h		LRA84H	XXh
02C5h		LRA85H	XXh
			AAII
02C6h		LRA86H	XXh
02C7h		LRA87H	XXh
02C8h		LRA88H	XXh
02C9h		LRA89H	XXh
02CAh		LRA90H	XXh
02CBh		LRA91H	XXh
02CCh		LRA92H	XXh
02CDh		LRA93H	XXh
		LDAGALL	AAII
02CEh		LRA94H	XXh
02CFh		LRA95H	XXh
02D0h			
02D1h			
02D2h			
02D3h			
02D4h			
02D4h			
02D6h			
02D7h			
02D8h			
02D9h			
02DAh			
02DBh			
02DCh			
02DDh			
02DEh			
02DFh			
02E0h			
02E1h			
02E2h			
02E3h			
02E4h			
02E5h			
02E6h			
02E7h			
02E8h			
02E9h			
02EAh			
02EBh			
02ECh			
02EDh			
02EEh			
02EFh			
02F0h			
02F1h			
02F2h			
02F3h			
02F4h			
02F5h			
02F6h			
02F7h			
02F8h			
02F9h			
02FAh			
02FBh			
02FCh			
02FDh			
02FEh			
02FFh			

X: Undefined
Note:

1. Blank spaces are reserved. No access is allowed.

**Table 4.13** SFR Information (13) <sup>(1)</sup>

Address	Register	Symbol	After Reset
2C00h	DTC Transfer Vector Area	Cymbol	XXh
2C01h	DTC Transfer Vector Area		XXh
2C02h	DTC Transfer Vector Area		XXh
2C03h	DTC Transfer Vector Area		XXh
2C04h	DTC Transfer Vector Area		XXh
2C0411	DTC Transfer Vector Area	-	XXh
2C06h			XXh
	DTC Transfer Vector Area		XXh
2C07h 2C08h	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		
2C09h	DTC Transfer Vector Area		XXh
2C0Ah	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area	1	XXh
2C3Ah	DTC Transfer Vector Area		XXh
2C3Bh	DTC Transfer Vector Area		XXh
2C3Ch	DTC Transfer Vector Area		XXh
2C3Dh	DTC Transfer Vector Area		XXh
2C3Eh	DTC Transfer Vector Area		XXh
2C3Fh	DTC Transfer Vector Area		XXh
2C40h	DTC Control Data 0	DTCD0	XXh
2C41h			XXh
2C42h			XXh
2C43h			XXh
2C44h			XXh
2C45h			XXh
2C46h			XXh
2C47h			XXh
2C48h	DTC Control Data 1	DTCD1	XXh
2C49h			XXh
2C4Ah			XXh
2C4Bh			XXh
2C4Ch			XXh
2C4Dh			XXh
2C4Eh			XXh
2C4Fh			XXh
2C50h	DTC Control Data 2	DTCD2	XXh
2C51h			XXh
2C52h			XXh
2C53h			XXh
2C54h			XXh
2C55h			XXh
2C56h			XXh
2C57h			XXh
2C58h	DTC Control Data 3	DTCD3	XXh
2C59h			XXh
2C5Ah			XXh
2C5Bh			XXh
2C5Ch			XXh
2C5Dh			XXh
2C5Eh			XXh
2C5Fh			XXh
2C60h	DTC Control Data 4	DTCD4	XXh
2C61h	5.5 55 Buttu 1		XXh
2C62h			XXh
2C63h			XXh
2C64h			XXh
2C65h			XXh
2C66h			XXh
2C67h			XXh
2C68h	DTC Control Data 5	DTCD5	XXh
2C69h	DIO Contion Data 3	מסטוט	XXh
2C69h			XXh
2C6Bh			XXh
2C6Ch			XXh
2C6Dh			XXh
2C6Eh			XXh XXh
2C6Fh		i	1 4 4 17

X: Undefined
Note:

1. Blank spaces are reserved. No access is allowed.

SFR Information (14) (1) **Table 4.14** 

	or it information (14)		
Address	Register	Symbol	After Reset
2C70h	DTC Control Data 6 DTCD6	DTCD6	XXh
2C71h			XXh
2C72h			XXh
2C73h			XXh
2C74h			XXh
2C75h			XXh
2C76h			XXh
2C77h			XXh
2C78h	DTC Control Data 7	DTCD7	XXh
2C79h	= · • • • · · · · · · · = • · · · · · ·		XXh
2C7Ah			XXh
2C7Bh			XXh
2C7Ch			XXh
2C7Dh			XXh
2C7Eh			XXh
2C7Fh			XXh
2C80h	DTC Control Data 8	DTCD8	XXh
2C81h			XXh
2C82h			XXh
2C83h			XXh
2C84h			XXh
2C85h			XXh
2C86h			XXh
2C87h			XXh
2C88h	DTC Control Data 9	DTCD9	XXh
2C89h	D TO CONTROL DATE O	21020	XXh
2C8Ah			XXh
2C8Bh			XXh
20001			
2C8Ch			XXh
2C8Dh			XXh
2C8Eh			XXh
2C8Fh			XXh
2C90h	DTC Control Data 10	DTCD10	XXh
2C91h			XXh
2C92h			XXh
2C93h			XXh
2C94h			XXh
2C95h			XXh
2C96h			XXh
2C97h			XXh
2C98h	DTC Control Data 11	DTCD11	XXh
2C99h	DTO OUTION Data 11	B10B11	XXh
2C9Ah			XXh
			XXh
2C9Bh 2C9Ch			XXh
2C9Dh			XXh
2C9Eh			XXh
2C9Fh			XXh
2CA0h	DTC Control Data 12	DTCD12	XXh
2CA1h			XXh
2CA2h			XXh
2CA3h			XXh
2CA4h			XXh
2CA5h			XXh
2CA6h			XXh
2CA7h			XXh
2CA7fi 2CA8h	DTC Control Data 13	DTCD13	XXh
	DTO OUTHOU Data 13	סוכטוא	
2CA9h			XXh
2CAAh			XXh
2CABh			XXh
2CACh			XXh
2CADh			XXh
2CAEh			XXh
2CAFh			XXh
2CAFh			XXh

X: Undefined
Note:
1. Blank spaces are reserved. No access is allowed.

**Table 4.15** SFR Information (15) (1)

A 1.1	, , , , , , , , , , , , , , , , , , ,		A6 D :
Address	Register	Symbol	After Reset
2CB0h	DTC Control Data 14	DTCD14	XXh
2CB1h			XXh
2CB2h			XXh
2CB3h			XXh
2CB4h			XXh
2CB5h	1		XXh
2CB6h			XXh
2CB7h	-		XXh
	DTO Comban Data 45	DTOD45	
2CB8h	DTC Control Data 15	DTCD15	XXh
2CB9h			XXh
2CBAh			XXh
2CBBh			XXh
2CBCh			XXh
2CBDh			XXh
2CBEh			XXh
2CBFh			XXh
2CC0h	DTC Control Data 16	DTCD16	XXh
2CC1h	DIO CONTION DATA TO	БТОБТО	XXh
2CC2h	4		XXh
	-		
2CC3h	-		XXh
2CC4h			XXh
2CC5h			XXh
2CC6h			XXh
2CC7h			XXh
2CC8h	DTC Control Data 17	DTCD17	XXh
2CC9h			XXh
2CCAh	1		XXh
2CCBh	-		XXh
	4		
2CCCh			XXh
2CCDh			XXh
2CCEh			XXh
2CCFh			XXh
2CD0h	DTC Control Data 18	DTCD18	XXh
2CD1h			XXh
2CD2h			XXh
2CD3h	1		XXh
2CD4h			XXh
2CD5h	-		XXh
2CD6h			XXh
2CD7h			XXh
2CD8h	DTC Control Data 19	DTCD19	XXh
2CD9h			XXh
2CDAh			XXh
2CDBh			XXh
2CDCh	1		XXh
2CDDh	1		XXh
2CDEh	1		XXh
2CDEII	4		XXh
	DTC Control Data 00	DTODOO	
2CE0h	DTC Control Data 20	DTCD20	XXh
2CE1h			XXh
2CE2h			XXh
2CE3h			XXh
2CE4h			XXh
2CE5h	1		XXh
2CE6h	1		XXh
2CE7h	1		XXh
2CE8h	DTC Control Data 21	DTCD21	XXh
	DIO Conitoi Data 21	ולטצו	
2CE9h			XXh
2CEAh			XXh
2CEBh			XXh
2CECh			XXh
2CEDh			XXh
2CEEh	1		XXh
2CEFh	1		XXh
V. Hadafia ad	<u> </u>		7.0311

X: Undefined
Note:

1. Blank spaces are reserved. No access is allowed.

**Table 4.16** SFR Information (16) (1)

Address	Register	Symbol	After Reset
2CF0h	DTC Control Data 22	DTCD22	XXh
2CF1h			XXh
2CF2h			XXh
2CF3h			XXh
2CF4h			XXh
2CF5h			XXh
2CF6h			XXh
2CF7h			XXh
2CF8h	DTC Control Data 23	DTCD23	XXh
2CF9h			XXh
2CFAh			XXh
2CFBh			XXh
2CFCh			XXh
2CFDh			XXh
2CFEh			XXh
2CFFh			XXh
2D00h			
:		<del>-</del>	
2FFFh			

#### **Table 4.17 ID Code Areas and Option Function Select Area**

Address	Area Name	Symbol	After Reset
FFDBh	Option Function Select Register 2	OFS2	(Note 1)
· <u>:</u>	1		T 44.
FFDFh	ID1		(Note 2)
· :	1		
FFE3h	ID2		(Note 2)
:	Line		Tarres
FFEBh	ID3		(Note 2)
:	T ID 4		[ (NI=t= 0)
FFEFh	ID4		(Note 2)
FFF3h	ID5		(Note 2)
	103		(Note 2)
FFF7h	ID6		(Note 2)
	150		(11010 2)
FFFBh	ID7		(Note 2)
			10 1
FFFFh	Option Function Select Register	OFS	(Note 1)

Notes:

When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user. When factory-programming products are shipped, the value of the option function select area is the value programmed by the user. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

X: Undefined
Note:
1. Blank spaces are reserved. No access is allowed.

The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.

Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.

# 5. Resets

The following resets are available: hardware reset, watchdog timer reset, and software reset. Table 5.1 lists the Reset Names and Sources and Figure 5.1 shows the Reset Circuit Block Diagram.

Table 5.1 Reset Names and Sources

Reset Name	Source
Hardware reset	The input voltage to the $\overline{\text{RESET}}$ pin is held low.
Watchdog timer reset	Underflow of the watchdog timer
Software reset	Write 1 to the PM03 bit in the PM0 register.




Figure 5.1 Reset Circuit Block Diagram

Table 5.2 shows the Pin Status while RESET Pin Level is Low. Figure 5.2 shows the CPU Register Status after Reset and Figure 5.3 shows the Reset Sequence.

Table 5.2 Pin Status while RESET Pin Level is Low

Pin Name	Pin Status
P0 to P13	High impedance
WKUP0	High impedance
XCIN, XCOUT	Undefined
VL1 to LVL4	High impedance




Figure 5.2 CPU Register Status after Reset




Figure 5.3 Reset Sequence

#### 5.1 Registers

#### 5.1.1 **Processor Mode Register 0 (PM0)**

Address 0004h

BIT	D/	06	05	D <del>4</del>	D3	02	DΙ	DU
Symbol	_	_	_	_	PM03	_	_	_
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	_	Reserved bits	Set to 0.	R/W
b1	_			
b2	_			
b3	PM03	Software reset bit	Setting this bit to 1 resets the MCU. When read, the content is 0.	R/W
b4	_	Nothing is assigned. If necessary, set	o 0. When read, the content is 0.	_
b5				
b6	_			
b7	_			

Set the PRC1 bit in the PRCR register to 1 (write enabled) before rewriting the PM0 register.

#### 5.1.2 **Reset Source Determination Register (RSTFR)**

Address 000Bh

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_	_	_	WDR	SWR	HWR	CWR	
After Reset	Х	Х	Х	Х	0	0	Х	Х	(Note 1)

Bit	Symbol	Bit Name	Function	R/W
b0	CWR	Cold start-up/warm start-up	0: Cold start-up	R/W
		determine flag (2)	1: Warm start-up	
b1	HWR	Hardware reset detect flag (3)	0: Not detected	R
			1: Detected	
b2	SWR	Software reset detect flag	0: Not detected	R
			1: Detected	
b3	WDR	Watchdog timer reset detect flag	0: Not detected	R
			1: Detected	
b4	_	Reserved bits	When read, the content is undefined.	R
b5	_			
b6	_			
b7	_			

- 1. The CWR bit is set to 0 (cold start-up) after power-on or exit from power-off mode. This bit remains unchanged at a hardware reset, software reset, or watchdog timer reset.
- 2. When 1 is written to the CWR bit by a program, it is set to 1. (Writing 0 does not affect this bit.)
- 3. A hardware reset or an exit from power-off mode is detected.

# 5.1.3 Option Function Select Register (OFS)

Address 0FFFFh Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol CSPROINI ROMCP1 ROMCR WDTON After Reset User Setting Value (1)

Bit	Symbol	Bit Name	Function	R/W
b0	WDTON	Watchdog timer start select bit	Watchdog timer automatically starts after reset     Watchdog timer is stopped after reset	R/W
b1	_	Reserved bit	Set to 1.	R/W
b2	ROMCR	ROM code protect disable bit	0: ROM code protect disabled 1: ROMCP1 bit enabled	R/W
b3	ROMCP1	ROM code protect bit	ROM code protect enabled     ROM code protect disabled	R/W
b4	_	Reserved bits	Set to 1.	R/W
b5	_			
b6	_			
b7	CSPROINI	Count source protection mode after reset select bit	Count source protection mode enabled after reset     Count source protection mode disabled after reset	

#### Notes:

1. The OFS register is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

Do not write additions to the OFS register. If the block including the OFS register is erased, the OFS register is set to FFh.

When blank products are shipped, the OFS register is set to FFh. It is set to the written value after written by the user.

When factory-programming products are shipped, the value of the OFS register is the value programmed by the user.

For a setting example of the OFS register, refer to 13.3.1 Setting Example of Option Function Select Area.

# 5.1.4 Option Function Select Register 2 (OFS2)

Address 0FFDBh Bit b7 b5 b4 b6 b3 b2 b1 b0 Symbol WDTRCS1 WDTRCS0 WDTUFS1 WDTUFS0 After Reset User Setting Value (1)

Bit	Symbol	Bit Name	Function	R/W
b0 b1	WDTUFS0 WDTUFS1	Watchdog timer underflow period set bit	0 0: 03FFh 0 1: 0FFFh 1 0: 1FFFh 1 1: 3FFFh	R/W R/W
b2 b3	WDTRCS0 WDTRCS1	Watchdog timer refresh acknowledgement period set bit	0 0: 25% 0 1: 50% 1 0: 75% 1 1: 100%	R/W R/W
b4	_	Reserved bits	Set to 1.	R/W
b5	_			
b6	_			
b7	_			

#### Note:

1. The OFS2 register is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

Do not write additions to the OFS2 register. If the block including the OFS2 register is erased, the OFS2 register is set to FFh.

When blank products are shipped, the OFS2 register is set to FFh. It is set to the written value after written by the user.

When factory-programming products are shipped, the value of the OFS2 register is the value programmed by the user.

For a setting example of the OFS2 register, refer to 13.3.1 Setting Example of Option Function Select Area.

# Bits WDTRCS0 and WDTRCS1 (Watchdog Timer Refresh Acknowledgement Period Set Bit)

Assuming that the period from when the watchdog timer starts counting until it underflows is 100%, the refresh acknowledgement period for the watchdog timer can be selected.

For details, refer to 15.3.1.1 Refresh Acknowledgment Period.

# 5.2 Hardware Reset

A reset is applied using the  $\overline{RESET}$  pin. When a low-level signal is applied to the  $\overline{RESET}$  pin while the supply voltage meets the recommended operating conditions, the pins, CPU, and SFRs are all reset (refer to **Table 5.2 Pin Status while**  $\overline{RESET}$  **Pin Level is Low**).

When the input level applied to the  $\overline{RESET}$  pin changes from low to high, a program is executed beginning with the address indicated by the reset vector. After reset, the low-speed on-chip oscillator clock with no division is automatically selected as the CPU clock.

Refer to **4. Special Function Registers (SFRs)** for the status of the SFRs after reset.

The internal RAM is not reset. If the RESET pin is pulled low while writing to the internal RAM is in progress, the contents of internal RAM will be undefined.

Figure 5.4 shows an Example of Hardware Reset Circuit and Operation and Figure 5.5 shows an Example of Hardware Reset Circuit (Usage Example of External Supply Voltage Detection Circuit) and Operation.

# 5.2.1 When Power Supply is Stable

- (1) Apply a low-level signal to the  $\overline{RESET}$  pin.
- (2) Wait for 10 µs.
- (3) Apply a high-level signal to the  $\overline{RESET}$  pin.

#### 5.2.2 Power On

- (1) Apply a low-level signal to the  $\overline{RESET}$  pin.
- (2) Let the supply voltage increase until it meets the recommended operating conditions.
- (3) Wait for td(P-R) or more to allow the internal power supply to stabilize (refer to **34. Electrical Characteristics**).
- (4) Wait for  $10 \mu s$ .
- (5) Apply a high-level signal to the  $\overline{RESET}$  pin.




Figure 5.4 Example of Hardware Reset Circuit and Operation




Figure 5.5 Example of Hardware Reset Circuit (Usage Example of External Supply Voltage Detection Circuit) and Operation

# 5.3 Watchdog Timer Reset

When the PM12 bit in the PM1 register is set to 1 (reset when watchdog timer underflows), the MCU resets its pins, CPU, and SFRs when the watchdog timer underflows. Then the program beginning with the address indicated by the reset vector is executed. The low-speed on-chip oscillator clock with no division is automatically selected as the CPU clock after reset.

Refer to **4. Special Function Registers (SFRs)** for the status of the SFRs after watchdog timer reset.

The internal RAM is not reset. When the watchdog timer underflows while writing to the internal RAM is in progress, the contents of internal RAM are undefined.

The underflow period and refresh acknowledge period for the watchdog timer can be set by bits WDTUFS0 and WDTUFS1 and bits WDTRCS0 and WDTRCS1 in the OFS2 register, respectively.

Refer to 14. Watchdog Timer for details of the watchdog timer.

#### 5.4 Software Reset

When the PM03 bit in the PM0 register is set to 1 (MCU reset), the MCU resets its pins, CPU, and SFRs. The program beginning with the address indicated by the reset vector is executed. The low-speed on-chip oscillator clock with no division is automatically selected for the CPU clock after reset.

Refer to 4. Special Function Registers (SFRs) for the status of the SFRs after software reset.

The internal RAM is not reset.

# 5.5 Cold Start-Up/Warm Start-Up Determination Function

The cold start-up/warm start-up determination function uses the CWR bit in the RSTFR register to determine cold start-up (reset process) at power-on and warm start-up (reset process) when a reset occurred during operation. The CWR bit is set to 0 (cold start-up) at power-on and also set to 0 at an exit from power-off mode. When 1 is written to the CWR bit by a program, it is set to 1. This bit remains unchanged at a hardware reset, software reset, or watchdog timer reset.

#### 5.6 Reset Source Determination Function

The RSTFR register can be used to detect whether a hardware reset, software reset, or watchdog timer reset has occurred.

If a hardware reset or an exit from power-off mode occurs, the HWR bit is set to 1 (detected).

If a software reset occurs, the SWR bit is set to 1 (detected).

If a watchdog timer reset occurs, the WDR bit is set to 1 (detected).

# 6. I/O Ports

#### ■ Note □

The description offered in this chapter is based on the R8C/L3AA Group and the R8C/L3AB Group. For other groups, refer to 1.1.2 Differences between Groups.

### 6.1 Introduction

I/O ports are shared with the LCD ports for the LCD dive control waveform output and the I/O functions for the oscillation circuits, timers, and A/D converter. When these functions are not used, pins can be used as I/O ports. Table 6.1 lists the Overview of I/O Ports.

The following explanation applies to the R8C/L33A Group and R8C/L3AB Group, which have the maximum number of I/O ports. For other groups, note that only the pins listed in Table 6.2 are provided.

Table 6.1 Overview of I/O Ports

Port	I/O Format	I/O Setting	Internal Pull-Up Resister <sup>(1)</sup>	Drive Capacity Switch <sup>(2)</sup>	Input Level Switch <sup>(3)</sup>
P0 to P4	I/O CMOS3 state	Set in 1-bit units.	Set in 1-bit units.	None	Set in 8-bit units.
P5_0 to P5_3	I/O CMOS3 state	Set in 1-bit units.	Set in 1-bit units.	None	Set in 4-bit units.
P6, P7	I/O CMOS3 state	Set in 1-bit units.	Set in 1-bit units.	None	Set in 8-bit units.
P10, P11	I/O CMOS3 state	Set in 1-bit units.	Set in 1-bit units.	Set in 1-bit units.	Set in 8-bit units.
P12_0 to P12_3	I/O CMOS3 state	Set in 1-bit units.	Set in 1-bit units.	None	Set in 4-bit units.
P13	I/O CMOS3 state	Set in 1-bit units.	Set in 1-bit units.	None	Set in 8-bit units.

#### Notes:

- In input mode, whether an internal pull-up resistor is connected or not can be selected by registers P0PUR to and P13PUR.
- 2. Whether the drive capacity of the output transistor is set to low or high can be selected by registers P10DRR and P11DRR.
- 3. The input threshold value can be selected among three voltage levels (0.35 VCC, 0.50 VCC, and 0.70 VCC) using registers VLT0 and VLT1.

Table 6.2 Programmable I/O Ports Provided for Each Group

Programmable I/O Port	R8C/L35A Group R8C/L35B Group Total: 41 I/O pins									R8C/L36A Group R8C/L36B Group Total: 52 I/O pins								R8C/L38A Group R8C/L38B Group Total: 68 I/O pins								R8C/L3AA Group R8C/L3AB Group Total: 88 I/O pins								
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0		
P0	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓		
P1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	_	-	-	-	✓	✓	✓	✓	✓	✓	✓	<b>✓</b>	✓	✓	✓	✓		
P2	<b>✓</b>	✓	✓	✓	-	-	-	-	✓	✓	✓	✓	-	-	-	-	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	<b>✓</b>	✓	✓	✓	✓		
P3	-	-	-	-	✓	<b>✓</b>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	<b>~</b>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓		
P4	<b>✓</b>	<b>✓</b>	✓	✓	✓	<b>✓</b>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	<b>~</b>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓		
P5	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	✓	✓	✓	✓		
P6	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	<b>~</b>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	~	✓	✓	✓	✓		
P7	<b>✓</b>	✓	✓	✓	-	-	-	-	✓	✓	✓	✓	✓	✓	✓	✓	<b>~</b>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓		
P10	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	✓	✓	✓	~	✓	✓	✓	✓		
P11	-	1	-	✓	✓	<b>✓</b>	<b>✓</b>	<b>✓</b>	✓	<b>✓</b>	<b>✓</b>	<b>✓</b>	✓	✓	<b>✓</b>	✓	<b>✓</b>	✓	✓	✓	✓	✓	<b>✓</b>	✓	✓	✓	<b>✓</b>	<b>~</b>	<b>✓</b>	✓	✓	<b>✓</b>		
P12	-	-	-	-	✓	✓	✓	✓	-	-	1	-	✓	✓	✓	✓	-	-	-	-	✓	✓	✓	✓	-	-	-	-	✓	✓	✓	✓		
P13	-	-	-	-	✓	✓	✓	✓	-	-	-	-	✓	✓	✓	✓	-	-	-	-	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	<b>✓</b>		

#### Notes:

- The symbol "✓" indicates a programmable I/O port.
- 2. The symbol "-" indicates the settings should be made as follows:
  - Set 1 to the corresponding PDi (i = 0 to 7 and 10 to 13) register. When read, the content is 1.
  - Set 0 to the corresponding Pi (i = 0 to 7 and 10 to 13) register. When read, the content is 0.
  - Set 0 to the corresponding P10DRR or P11DRR register. When read, the content is 0.

## 6.2 I/O Port Functions

The PDi\_j (j = 0 to 7) bit in the PDi (i = 0 to 7, 10 to 13) register controls the input/output of ports P0 to P7 and P10 to P13. The Pi register consists of a port latch to retain output data and a circuit to read the pin status. Figures 6.1 to 6.4 show the I/O Port Configurations, and Table 6.3 lists the I/O Port Functions.

Table 6.3 I/O Port Functions

Operation When	Value of PDi_j Bi	t in PDi Register <sup>(1)</sup>		
Accessing Pi Register	When PDi_j Bit is Set to 0 (Input Mode)	When PDi_j Bit is Set to 1 (Output Mode)		
Read	Read the pin input level.	Read the port latch.		
Write	Write to the port latch.	Write to the port latch. The value written to the port latch is output from the pin.		

Note:

1. i = 0 to 7, 10 to 13; j = 0 to 7

# 6.3 Effect on Peripheral Functions

I/O ports function as I/O ports for peripheral functions (refer to **Tables 1.16 to 1.18 Pin Name Information by Pin Number**).

Table 6.4 lists the Setting of PDi\_j Bit when Functioning as I/O Ports for Peripheral Functions (i = 0 to 7, 10 to 13; j = 0 to 7). Refer to the description of each function for information on how to set peripheral functions.

Table 6.4 Setting of PDi\_j Bit when Functioning as I/O Ports for Peripheral Functions (i = 0 to 7, 10 to 13; j = 0 to 7)

I/O of Peripheral Function	PDi_j Bit Settings for Shared Pin Function
Input	Set this bit to 0 (input mode).
Output	This bit can be set to either 0 or 1 (output regardless of the port setting).

### 6.4 Pins Other than I/O Ports

Figure 6.5 shows the Pin Configuration.




Figure 6.1 I/O Port Configuration (1)




Figure 6.2 I/O Port Configuration (2)




Figure 6.3 I/O Port Configuration (3)




Figure 6.4 I/O Port Configuration (4)




Figure 6.5 Pin Configuration

# 6.5 Registers

# 6.5.1 Port Pi Direction Register (PDi) (i = 0 to 7, 10 to 13)

Address 00E2h (PD0), 00E3h (PD1), 00E6h (PD2), 00E7h (PD3), 00EAh (PD4), 00EBh (PD5 <sup>(1)</sup>), 00EEh (PD6), 00EFh (PD7), 00F6h (PD10), 00F7h (PD11), 00FAh (PD12<sup>(2)</sup>), 00FBh (PD13),

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	PDi_7	PDi_6	PDi_5	PDi_4	PDi_3	PDi_2	PDi_1	PDi_0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	PDi_0	Port Pi_0 direction bit	0: Input mode (function as an input port)	R/W
b1	PDi_1	Port Pi_1 direction bit	1: Output mode (function as an output port)	R/W
b2	PDi_2	Port Pi_2 direction bit		R/W
b3	PDi_3	Port Pi_3 direction bit		R/W
b4	PDi_4	Port Pi_4 direction bit		R/W
b5	PDi_5	Port Pi_5 direction bit		R/W
b6	PDi_6	Port Pi_6 direction bit		R/W
b7	PDi_7	Port Pi_7 direction bit		R/W

#### Notes:

- 1. Bits PD5\_4 to PD5\_7 in the PD5 register are unavailable on this MCU. Set bits PD5\_4 to PD5\_7 to 1. When read, the content is 1.
- 2. Bits PD12\_4 to PD12\_7 in the PD12 register are unavailable on this MCU. Set bits PD12\_4 to PD12\_7 to 1. When read, the content is 1.

The PDi register selects whether I/O ports are used for input or output. Each bit in the PDi register corresponds to one port.

#### 6.5.2 **Port Pi Register (Pi) (i = 0 to 7, 10 to 13)**

Address 00E0h (P0), 00E1h (P1), 00E4h (P2), 00E5h (P3), 00E8h (P4), 00E9h (P5 (1)), 00ECh(P6), 00EDh (P7), 00F4h (P10), 00F5h (P11), 00F8h (P12 (2)), 00F9h (P13),

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	Pi_7	Pi_6	Pi_5	Pi_4	Pi_3	Pi_2	Pi_1	Pi_0
After Reset	Χ	Х	Х	Х	Х	Х	Х	X

Bit	Symbol	Bit Name	Function	R/W
b0	Pi_0	Port Pi_0 bit	0: Low level	R/W
b1	Pi_1	Port Pi_1 bit	1: High level	R/W
b2	Pi_2	Port Pi_2 bit		R/W
b3	Pi_3	Port Pi_3 bit		R/W
b4	Pi_4	Port Pi_4 bit		R/W
b5	Pi_5	Port Pi_5 bit		R/W
b6	Pi_6	Port Pi_6 bit		R/W
b7	Pi_7	Port Pi_7 bit		R/W

#### Notes:

- 1. Bits P5 4 to P5 7 in the P5 register are unavailable on this MCU. Set bits P5 4 to P5 7 to 0. When read, the content is 0.
- 2. Bits P12\_4 to P12\_7 in the P12 register are unavailable on this MCU. Set bits P12\_4 to P12\_7 to 0. When read, the content is 0.

Data input and output to and from external devices are accomplished by reading and writing to the Pi register. The Pi register consists of a port latch to retain output data and a circuit to read the pin status. The value written in the port latch is output from the pin. Each bit in the Pi register corresponds to one port.

# Pi\_j Bit (i = 0 to 7, 10 to 13, j = 0 to 7) (Port Pi\_0 Bit)

The pin level of any I/O port which is set to input mode can be read by reading the corresponding bit in this register. The pin level of any I/O port which is set to output mode can be controlled by writing to the corresponding bit in this register.

# 6.5.3 Timer RA Pin Select Register (TRASR)

Address	0 180n							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	TRAIOSEL1	TRAIOSEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TRAIOSEL0	TRAIO pin select bit	b1 b0	R/W
b1	TRAIOSEL1		0 0: TRAIO pin not used 0 1: P11_4 assigned <sup>(1)</sup>	R/W
			1 0: INT4 assigned (2)	
			1 1: Do not set.	
b2	_	Nothing is assigned. If necessary, set t	o 0. When read, the content is 0.	
b3	_			
b4	_			
b5	_			
b6	_			
b7	_			

#### Notes:

- 1. To use hardware LIN, set 01b to bits TRAIOSEL1 to TRAIOSEL0.
- 2. Both edges can be selected as the INT4 input polarity only in the event counter mode of timer RA. Set the INT4PL bit in the INTEN1 register to 1 (both edges). When both edges are selected, set bits TIPF1 to TIPF0 in the TRAIOC register to 00b (no filter).

To use the I/O pin for timer RA, set the TRASR register.

Set this register before setting the timer RA associated registers. Also, do not change the setting value of this register during timer RA operation.

# 6.5.4 Timer RB/RC Pin Select Register (TRBRCSR)

Address 0181h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TRCTRGSEL1	TRCTRGSEL0	_	TRCCLKSEL0	_	_	_	_
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_
b1	_			
b2	_			
b3	_			
b4	TRCCLKSEL0	TRCCLK pin select bit	0: TRCCLK pin not used	R/W
			1: TRCCLK pin used	
b5		Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_
b6	TRCTRGSEL0	TRCTRG pin select bit	b7 b6   0 0: TRCTRG pin not used	R/W
b7	TRCTRGSEL1		0 1: P3 7 assigned	R/W
			1 0: P4 3 assigned	
			1 1: P4_4 assigned	

The register function for timer RB is not implemented.

To use the I/O pins for timer RC, set the TRBRCSR register.

Set this register before setting the timer RC associated registers. Also, do not change the setting value of the TRCCLKSEL0 bit during timer RC operation.

# 6.5.5 Timer RC Pin Select Register 0 (TRCPSR0)

Address	0182h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	TRCIOBSEL1	TRCIOBSEL0	_		_	TRCIOASEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TRCIOASEL0	TRCIOA pin select bit	0: TRCIOA pin not used 1: TRCIOA pin used	R/W
b1	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_
b2	_			
b3	_			
b4	TRCIOBSEL0	TRCIOB pin select bit	b5 b4	R/W
b5	TRCIOBSEL1		0 0: TRCIOB pin not used 0 1: P4_5 assigned 1 0: P4_6 assigned 1 1: P4_7 assigned	R/W
b6	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_
b7	_			

The TRCPSR0 register selects whether to use the timer RC input. To use the input pins for timer RC, set this register.

Set the TRCPSR0 register before setting the timer RC associated registers. Also, do not change the setting value of this register during timer RC operation.

# 6.5.6 Timer RC Pin Select Register 1 (TRCPSR1)

Address 0183h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	TRCIODSEL0	_	_	_	TRCIOCSEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W		
b0	TRCIOCSEL0	TRCIOC pin select bit (1)	0: TRCIOC pin not used	R/W		
			1: P4_6 assigned			
b1	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.			
b2	_					
b3	_					
b4	TRCIODSEL0	TRCIOD pin select bit (2)	0: TRCIOD pin not used	R/W		
			1: P4_7 assigned			
b5	_	Nothing is assigned. If necessary, set to 0. When read, the content is 0.				
b6	_					
b7	_					

#### Notes:

- 1. When bits TRCIOBSEL1 to TRCIOBSEL0 in the TRCPSR0 register are set to 10b (P4\_6 assigned as TRCIOB pin), P4\_6 functions as the TRCIOB pin regardless of the content of the TRCIOCSEL0 bit.
- 2. When bits TRCIOBSEL1 to TRCIOBSEL0 in the TRCPSR0 register are set to 11b (P4\_7 assigned as TRCIOB pin), P4\_7 functions as the TRCIOB pin regardless of the content of the TRCIODSEL0 bit.

The TRCPSR1 register selects whether to use the timer RC input. To use the input pins for timer RC, set this register.

Set the TRCPSR1 register before setting the timer RC associated registers. Also, do not change the setting value of this register during timer RC operation.

# 6.5.7 Timer RD Pin Select Register 0 (TRDPSR0)

Address	Address 0184h										
Bit	b7	b6	b5	b4	b3	b2	b1	b0			
Symbol	TRDIOD0SEL1	TRDIOD0SEL0	TRDIOC0SEL1	TRDIOC0SEL0	TRDIOB0SEL1	TRDIOB0SEL0	TRDIOA0SEL1	TRDIOA0SEL0			
After Reset	0	0	0	0	0	0	0	0			

Bit	Symbol	Bit Name	Function	R/W
b0	TRDIOA0SEL0	TRDIOA0/TRDCLK pin select bit	b1 b0	R/W
b1	TRDIOA0SEL1		0 0: TRDIOA0/TRDCLK pin not used 0 1: P6_0 assigned 1 0: P10_0 assigned 1 1: Do not set.	R/W
b2	TRDIOB0SEL0	TRDIOB0 pin select bit	b3 b2	R/W
b3	TRDIOB0SEL1		0 0: TRDIOB0 pin not used 0 1: P6_1 assigned 1 0: P10_1 assigned 1 1: Do not set.	R/W
b4	TRDIOC0SEL0	TRDIOC0 pin select bit	b5 b4	R/W
b5	TRDIOC0SEL1		0 0: TRDIOC0 pin not used 0 1: P6_2 assigned 1 0: P10_2 assigned 1 1: Do not set.	R/W
b6	TRDIOD0SEL0	TRDIOD0 pin select bit	b7 b6	R/W
b7	TRDIOD0SEL1		0 0: TRDIOC0 pin not used 0 1: P6_3 assigned 1 0: P10_3 assigned 1 1: Do not set.	R/W

The TRDPSR0 register selects which pin is assigned as the timer RD input/output. To use the I/O pins for timer RD, set this register.

Set the TRDPSR0 register before setting the timer RD associated registers. Also, do not change the setting value of this register during timer RD operation.

# 6.5.8 Timer RD Pin Select Register 1 (TRDPSR1)

Address	Address 0185h									
Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Symbol	TRDIOD1SEL1	TRDIOD1SEL0	TRDIOC1SEL1	TRDIOC1SEL0	TRDIOB1SEL1	TRDIOB1SEL0	TRDIOA1SEL1	TRDIOA1SEL0		
After Reset	0	0	0	0	0	0	0	0		

Bit	Symbol	Bit Name	Function	R/W
b0 b1	TRDIOA1SEL1	TRDIOA1 pin select bit	b1 b0 0 0: TRDIOA1 pin not used 0 1: P6_4 assigned 1 0: P10_4 assigned 1 1: Do not set.	R/W R/W
b2 b3	TRDIOB1SEL0 TRDIOB1SEL1	TRDIOB1 pin select bit	b3 b2 0 0: TRDIOB1 pin not used 0 1: P6_5 assigned 1 0: P10_5 assigned 1 1: Do not set.	R/W R/W
b4 b5	TRDIOC1SEL0 TRDIOC1SEL1	TRDIOC1 pin select bit	b5 b4 0 0: TRDIOC1 pin not used 0 1: P6_6 assigned 1 0: P10_6 assigned 1 1: Do not set.	R/W R/W
b6 b7	TRDIOD1SEL1	TRDIOD1 pin select bit	b7 b6 0 0: TRDIOC1 pin not used 0 1: P6_7 assigned 1 0: P10_7 assigned 1 1: Do not set.	R/W R/W

The TRDPSR1 register selects which pin is assigned as the timer RD input/output. To use the I/O pins for timer RD, set this register.

Set the TRDPSR1 register before setting the timer RD associated registers. Also, do not change the setting value of this register during timer RD operation.

## 6.5.9 Timer RG Pin Select Register (TRGPSR)

Address 0187h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TRGCLKBSEL0	TRGCLKASEL0	TRGIOBSEL0	TRGIOASEL0	-	_	_	_
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessary, set to	0. When read, the content is 0.	_
b1	_			
b2	_			
b3	_			
b4	TRGIOASEL0	TRGIOA pin select bit	0: TRGIOA pin not used 1: TRGIOA pin used	R/W
b5	TRGIOBSEL0	TRGIOB pin select bit	0: TRGIOB pin not used 1: TRGIOB pin used	R/W
b6	TRGCLKASEL0	TRGCLKA pin select bit	0: TRGCLKA pin not used 1: TRGCLKA pin used	R/W
b7	TRGCLKBSEL0	TRGCLKB pin select bit	0: TRGCLKB pin not used 1: TRGCLKB pin used	R/W

The TRGPSR register selects which pin is assigned as the timer RG input/output. To use the I/O pins for timer RG, set this register.

Set the TRGPSR register before setting the timer RG associated registers. Also, do not change the setting value of this register during timer RG operation.

### 6.5.10 UARTO Pin Select Register (U0SR)

Address 0188h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	CLK0SEL0	_	RXD0SEL0	RXD0SEL1	TXD0SEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TXD0SEL0	TXD0 pin select bit	0: TXD0 pin not used	R/W
			1: TXD0 pin used	
b1	_	Nothing is assigned. If necessary, set t	o 0. When read, the content is 0.	_
b2	RXD0SEL0	RXD0 pin select bit	b3 b2	R/W
b3	RXD0SEL1		0 0: RXD0 pin not used 0 1: P13 2 assigned	R/W
			1 0: P11 4 assigned	
			1 1: Do not set.	
b4	CLK0SEL0	CLK0 pin select bit	0: CLK0 pin not used	R/W
			1: CLK0 pin used	
b5	_	Nothing is assigned. If necessary, set t	o 0. When read, the content is 0.	_
b6	_			
b7	_			

The UOSR register selects which pin is assigned as the UART0 input/output. To use the I/O pins for UART0, set this register.

Set the UOSR register before setting the UART0 associated registers. Also, do not change the setting value of this register during UART0 operation.

# 6.5.11 UART1 Pin Select Register (U1SR)

Address (	0189h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	CLK1SEL0	_	RXD1SEL0	_	TXD1SEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W					
b0	TXD1SEL0	TXD1 pin select bit	0: TXD1 pin not used	R/W					
			1: TXD1 pin used						
b1	_	Nothing is assigned. If necessary, set	othing is assigned. If necessary, set to 0. When read, the content is 0.						
b2	RXD1SEL0	RXD1 pin select bit	0: RXD1 pin not used	R/W					
			1: RXD1 pin used						
b3	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_					
b4	CLK1SEL0	CLK1 pin select bit	0: CLK1 pin not used	R/W					
			1: CLK1 pin used						
b5	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_					
b6	_								
b7	_								

The U1SR register selects which pin is assigned as the UART1 input/output. To use the I/O pins for UART1, set this register.

Set the U1SR register before setting the UART1 associated registers. Also, do not change the setting value of this register during UART1 operation.

# 6.5.12 UART2 Pin Select Register 0 (U2SR0)

Address	018An							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	RXD2SEL1	RXD2SEL0	_		TXD2SEL1	TXD2SEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TXD2SEL0	TXD2/SDA2 pin select bit	b1 b0	R/W
b1	TXD2SEL1		0 0: TXD2/SDA2 pin not used	R/W
			0 1: P11_2 assigned	
			1 0: P11_1 assigned	
			1 1: Do not set.	
b2	_	Nothing is assigned. If necessary, s	et to 0. When read, the content is 0.	_
b3	_			
b4	RXD2SEL0	RXD2/SCL2 pin select bit	0 0: RXD2/SCL2 pin not used	R/W
b5	RXD2SEL1		· ·	R/W
			0 1: P11_1 assigned	
			1 0: P11_2 assigned	
			1 1: Do not set.	
b6	_	Nothing is assigned. If necessary, s	et to 0. When read, the content is 0.	_
b7	_			

The U2SR0 register selects which pin is assigned as the UART2 input/output. To use the I/O pins for UART2, set this register.

Set the U2SR0 register before setting the UART2 associated registers. Also, do not change the setting value of this register during UART2 operation.

# 6.5.13 UART2 Pin Select Register 1 (U2SR1)

Address 018Bh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	CTS2SEL0	_	_	_	CLK2SEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	CLK2SEL0	CLK2 pin select bit	0: CLK2 pin not used	R/W
			1: CLK2 pin used	
b1	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	
b2	_			
b3	_			
b4	CTS2SEL0	CTS2/RTS2 pin select bit	0: CTS2/RTS2 pin not used	R/W
			0: CTS2/RTS2 pin used	
b5	_	Reserved bit	Set to 0.	R/W
b6	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	
b7	_			

The U2SR1 register selects which pin is assigned as the UART2 input/output. To use the I/O pins for UART2, set this register.

Set the U2SR1 register before setting the UART2 associated registers. Also, do not change the setting value of this register during UART2 operation.

# 6.5.14 SSU/IIC Pin Select Register (SSUIICSR)

Address 018Ch Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol IICSEL After Reset 0 0 0 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	IICSEL	SSU/I <sup>2</sup> C bus switch bit	0: SSU function selected	R/W
			1: I <sup>2</sup> C bus function selected	
b1	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_
b2	_			
b3	_			
b4	_			
b5	_			
b6	_			
b7	_			

# 6.5.15 Key Input Pin Select Register (KISR)

Address	018Dn							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	KI7SEL0	KI6SEL0	KISEL0	KI4SEL0	KI3SEL0	KI2SEL0	KI1SEL0	KI0SEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	KI0SEL0	KIO pin select bit	0: P2_0 assigned 1: P10_0 assigned	R/W
b1	KI1SEL0	KI1 pin select bit	0: P2_1 assigned 1: P10_1 assigned	R/W
b2	KI2SEL0	KI2 pin select bit	0: P2_2 assigned 1: P10_2 assigned	R/W
b3	KI3SEL0	KI3 pin select bit	0: P2_3 assigned 1: P10_3 assigned	R/W
b4	KI4SEL0	KI4 pin select bit	0: P2_4 assigned 1: P10_4 assigned	R/W
b5	KI5SEL0	KI5 pin select bit	0: P2_5 assigned 1: P10_5 assigned	R/W
b6	KI6SEL0	KI6 pin select bit	0: P2_6 assigned 1: P10_6 assigned	R/W
b7	KI7SEL0	KI7 pin select bit	0: P2_7 assigned 1: P10_7 assigned	R/W

The KISR register selects which pin is assigned as the  $\overline{\text{KIi}}$  (i = 1 to 7) input. To use the  $\overline{\text{KIi}}$ , set this register. Set the KISR register before setting the  $\overline{\text{KIi}}$  associated registers. Also, do not change the setting values in this register during  $\overline{\text{KIi}}$  operation.

# 6.5.16 INT Interrupt Input Pin Select Register (INTSR)

Address	018Eh							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	INT7SEL0	INT6SEL0	INT5SEL0	INT4SEL0	INT3SEL0	INT2SEL0	INT1SEL0	INT0SEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0		INT0 pin select bit	0: P3_0 assigned 1: P11_0 assigned	R/W
b1		INT1 pin select bit	0: P3_1 assigned 1: P11_1 assigned	R/W
b2		INT2 pin select bit	0: P3_2 assigned 1: P11_2 assigned	R/W
b3		INT3 pin select bit	0: P3_3 assigned 1: P11_3 assigned	R/W
b4		INT4 pin select bit	0: P3_4 assigned 1: P11_4 assigned	R/W
b5		INT5 pin select bit	0: P3_5 assigned 1: P11_5 assigned	R/W
b6		INT6 pin select bit	0: P3_6 assigned 1: P11_6 assigned	R/W
b7	INT7SEL0	INT7 pin select bit	0: P3_7 assigned 1: P11_7 assigned	R/W

The INTSR register selects which pin is assigned as the  $\overline{INTi}$  (i = 0 to 7) input. To use the  $\overline{INTi}$ , set this register. Set the INTSR register before setting the  $\overline{INTi}$  associated registers. Also, do not change the setting values in this register during  $\overline{INTi}$  operation.

## 6.5.17 I/O Function Pin Select Register (PINSR)

Address 018Fh Bit b7 b6 b5 b3 b2 b1 b0 b4 Symbol SDADLY1 SDADLY0 IICTCHALF IICTCTWI IOINSEL After Reset 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	_	Reserved bits	Set to 0.	R/W
b1				
b2	_	Nothing is assigned. If necessary,	set to 0. When read, the content is 0.	_
b3	IOINSEL	I/O port input function select bit	O: The I/O port input function depends on the PDi (i = 0 to 7, 10 to 13) register.  When the PDi_j (j = 0 to 7) bit in the PDi register is set to 0 (input mode), the pin input level is read.  When the PDi_j bit in the PDi register is set to 1 (output mode), the port latch is read.  1: The I/O port input function reads the pin input level regardless of the PDi register.	R/W
b4	IICTCTWI	I <sup>2</sup> C double transfer rate select bit	Transfer rate is the same as the value set with bits CKS0 to CKS3 in the ICCR1 register     Transfer rate is twice the value set with bits CKS0 to CKS3 in the ICCR1 register	R/W
b5	IICTCHALF	I <sup>2</sup> C half transfer rate select bit	O: Transfer rate is the same as the value set with bits CKS0 to CKS3 in the ICCR1 register  1: Transfer rate is half the value set with bits CKS0 to CKS3 in the ICCR1 register	R/W
b6 b7	SDADLY0 SDADLY1	SDA digital delay select bit	b7 b6 0 0: Digital delay of 3 × f1 cycles 0 1: Digital delay of 11 × f1 cycles 1 0: Digital delay of 19 × f1 cycles 1 1: Do not set.	R/W R/W

### **IOINSEL Bit (I/O port input function select bit)**

The IOINSEL bit is used to select the pin level of an I/O port when the PDi\_j (j = 0 to 7) bit in the PDi (i = 0 to 7, 10 to 13) register is set to 1 (output mode). When this bit is set to 1, the I/O port input function reads the pin input level regardless of the PDi register.

Table 6.5 lists I/O Port Values Read by Using IOINSEL Bit. The IOINSEL bit can be used to change the input function of all I/O ports.

Table 6.5 I/O Port Values Read by Using IOINSEL Bit

PDi_j bit in PDi register	0 (input	t mode)	1 (outpu	ıt mode)
IOINSEL bit	0	1	0	1
I/O port values read	Pin input level		Port latch value	Pin input level

## 6.5.18 Port Pi Pull-Up Control Register (PiPUR) (i = 0 to 7)

Address 01E0h (P0PUR), 01E1h (P1PUR), 01E2h (P2PUR), 01E3h (P3PUR), 01E4h (P4PUR), 01E5h (P5PUR), 01E6h (P6PUR), 01E7h (P7PUR)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	PUi7	PUi6	PUi5	PUi4	PUi3	PUi2	PUi1	PUi0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	PUi0	Port Pi_0 pull-up	0: Not pulled up	R/W
b1	PUi1	Port Pi_1 pull-up	1: Pulled up (1)	R/W
b2	PUi2	Port Pi_2 pull-up		R/W
b3	PUi3	Port Pi_3 pull-up		R/W
b4	PUi4	Port Pi_4 pull-up		R/W
b5	PUi5	Port Pi_5 pull-up		R/W
b6	PUi6	Port Pi_6 pull-up		R/W
b7	PUi7	Port Pi_7 pull-up		R/W

#### Note:

1. When this bit is set to 1 (pulled up), the pin whose port direction bit is set to 0 (input mode) is pulled up.

For pins used as input, the setting values in the PiPUR register are valid.

### 6.5.19 Port Pj Pull-Up Control Register (PjPUR) (j = 10 to 13)

Address 01EAh (P10PUR), 01EBh (P11PUR), 01ECh (P12PUR), 01EDh (P13PUR)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	PUj7	PUj6	PUj5	PUj4	PUj3	PUi2	PUj1	PUj0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	PUj0	Port Pj_0 pull-up	0: Not pulled up	R/W
b1	PUj1	Port Pj_1 pull-up	1: Pulled up <sup>(1)</sup>	R/W
b2	PUj2	Port Pj_2 pull-up		R/W
b3	PUj3	Port Pj_3 pull-up		R/W
b4	PUj4	Port Pj_4 pull-up		R/W
b5	PUj5	Port Pj_5 pull-up		R/W
b6	PUj6	Port Pj_6 pull-up		R/W
b7	PUj7	Port Pj_7 pull-up		R/W

#### Note:

1. When this bit is set to 1 (pulled up), the pin whose port direction bit is set to 0 (input mode) is pulled up.

For pins used as input, the setting values in the PjPUR register are valid.

### 6.5.20 Port P10 Drive Capacity Control Register (P10DRR)

Address 01F0h

Bit b7 b6 b5 b4 b3 b2 b1 b0

Symbol P10DRR7 P10DRR6 P10DRR5 P10DRR4 P10DRR3 P10DRR2 P10DRR1 P10DRR0

After Reset 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0		P10_0 drive capacity	0: Low	R/W
b1		P10_1 drive capacity	1: High <sup>(1)</sup>	R/W
b2		P10_2 drive capacity		R/W
b3		P10_3 drive capacity		R/W
b4		P10_4 drive capacity		R/W
b5		P10_5 drive capacity		R/W
b6		P10_6 drive capacity		R/W
b7	P10DRR7	P10_7 drive capacity		R/W

#### Note:

1. Both high-level output and low-level output are set to high drive capacity.

The P10DRR register selects whether the drive capacity of the P10 output transistor is set to low or high.

The P10DRRi bit (i = 0 to 7) is used to select whether the drive capacity of the output transistor is set to low or high for each pin.

For pins used as output, the setting values in the P10DRR register are valid.

## 6.5.21 Port P11 Drive Capacity Control Register (P11DRR)

Address 01F1h

Bit b7 b6 b5 b4 b3 b2 b1 b0

Symbol P11DRR7 P11DRR6 P11DRR5 P11DRR4 P11DRR3 P11DRR2 P11DRR1 P11DRR0

After Reset 0 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0		P11_0 drive capacity	0: Low	R/W
b1		P11_1 drive capacity	1: High <sup>(1)</sup>	R/W
b2		P11_2 drive capacity		R/W
b3		P11_3 drive capacity		R/W
b4		P11_4 drive capacity		R/W
b5		P11_5 drive capacity		R/W
b6		P11_6 drive capacity		R/W
b7	P11DRR7	P11_7 drive capacity		R/W

### Note:

1. Both high-level output and low-level output are set to high drive capacity.

The P11DRR register selects whether the drive capacity of the P11 output transistor is set to low or high. The P11DRRi bit (i = 0 to 7) is used to select whether the drive capacity of the output transistor is set to low or high for each pin.

For pins used as output, the setting values in the P11DRR register are valid.

# 6.5.22 Input Threshold Control Register 0 (VLT0)

Address	01F5h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	VLT07	VLT06	VLT05	VLT04	VLT03	VLT02	VLT01	VLT00
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	VLT00	P0 input level select bit	b1 b0	R/W
b1	VLT01	7	0 0: 0.50 × VCC 0 1: 0.35 × VCC	R/W
			1 0: 0.70 × VCC	
			1 1: Do not set.	
h0	VIITOO	D1 input lovel coloct bit	b3 b2	R/W
b2	VLT02	P1 input level select bit	0 0: 0.50 × VCC	
b3	VLT03		0 1: 0.35 × VCC	R/W
			1 0: 0.70 × VCC	
			1 1: Do not set.	
b4	VLT04	P2 input level select bit	b5 b4	R/W
b5	VLT05	1	0 0: 0.50 × VCC	R/W
			0 1: 0.35 × VCC	
			1 0: 0.70 × VCC	
	\ // = a a		1 1: Do not set.	5
b6	VLT06	P3 input level select bit	b7 b6 0 0: 0.50 × VCC	R/W
b7	VLT07		0 1: 0.35 × VCC	R/W
			1 0: 0.70 × VCC	
			1 1: Do not set.	

The VLT0 register selects the voltage level of the input threshold values for ports P0 to P3. Bits VLT00 to VLT07 are used to select the input threshold values among three voltage levels (0.35 VCC, 0.50 VCC, and 0.70 VCC).

# 6.5.23 Input Threshold Control Register 1 (VLT1)

Address	01F6h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	VLT17	VLT16	VLT15	VLT14	VLT13	VLT12	VLT11	VLT10
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	VLT10	P4 input level select bit	b1 b0	R/W
b1	VLT11		0 0: 0.50 × VCC 0 1: 0.35 × VCC	R/W
			1 0: 0.70 × VCC	
			1 1: Do not set.	
b2	VLT12	P5 0 and P5 3 input level select bit	b3 b2	R/W
b3	VLT13		0 0: 0.50 × VCC	R/W
	VEITO		0 1: 0.35 × VCC	10,00
			1 0: 0.70 × VCC	
			1 1: Do not set.	
b4	VLT14	P6 input level select bit	b5 b4 0 0: 0.50 × VCC	R/W
b5	VLT15		0 1: 0.35 × VCC	R/W
			1 0: 0.70 × VCC	
			1 1: Do not set.	
b6	VLT16	P7 input level select bit	b7 b6	R/W
b7	VLT17		0 0: 0.50 × VCC	R/W
	'-''		0 1: 0.35 × VCC	
			1 0: 0.70 × VCC	
			1 1: Do not set.	

The VLT1 register selects the voltage level of the input threshold values for ports P4 to P7. Bits VLT10 to VLT17 are used to select the input threshold values among three voltage levels (0.35 VCC, 0.50 VCC, and 0.70 VCC).

# 6.5.24 Input Threshold Control Register 2 (VLT2)

Address	01F7h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	VLT27	VLT26	VLT25	VLT24	VLT23	VLT22	VLT21	VLT20
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	VLT20	P10 input level select bit	b1 b0	R/W
b1	VLT21		0 0: 0.50 × VCC 0 1: 0.35 × VCC	R/W
			1 0: 0.70 × VCC	
			1 1: Do not set.	
b2	VLT22	P11 input level select bit	b3 b2 0 0: 0.50 × VCC	R/W
b3	VLT23		0 1: 0.35 × VCC	R/W
			1 0: 0.70 × VCC	
			1 1: Do not set.	
b4	VLT24	P12_0 to P12_3 input level select bit	0 0: 0.50 × VCC	R/W
b5	VLT25		0 1: 0.35 × VCC	R/W
			1 0: 0.70 × VCC	
			1 1: Do not set.	
b6	VLT26	P13 input level select bit	b7 b6   0 0: 0.50 × VCC	R/W
b7	VLT27		0 1: 0.35 × VCC	R/W
			1 0: 0.70 × VCC	
			1 1: Do not set.	

The VLT2 register selects the voltage level of the input threshold values for ports P10 to P13. Bits VLT20 to VLT27 are used to select the input threshold values among three voltage levels (0.35 VCC, 0.50 VCC, and 0.70 VCC).

# 6.6 Port Settings

Tables 6.6 to 6.24 list the port settings.

Table 6.6 Port P0

	Register	PD0	LSE0		A	DINS	ΞL			
Pin	Bit	PD0_i	LSEi		СН		ADG	SEL	_	Function
	Dit	ם מ	LOLI	2	1	0	1	0		
		0	0	Х	Х	Х	Х	Χ		Input port (1)
Port P0_0		1	0	Х	Х	Х	Х	Х		Output port
SEG0 AN4	i = 0	Х	1	Х	Х	Х	Х	Χ		LCD drive control output (SEG0)
		0	0	1	0	0	0	0		A/D converter input (AN4) (1)
		0	0	Х	Х	Х	Х	Χ		Input port (1)
Port P0_1		1	0	Х	Х	Х	Х	Χ		Output port
SEG1 AN5	i = 1	Х	1	Х	Х	Х	Х	Х		LCD drive control output (SEG1)
		0	0	1	0	1	0	0		A/D converter input (AN5) (1)
		0	0	Х	Х	Х	Х	Χ		Input port (1)
Port P0_2		1	0	Х	Х	Х	Х	Χ		Output port
SEG2 AN6	i = 2	Х	1	Х	Х	Х	Х	Х		LCD drive control output (SEG2)
		0	0	1	1	0	0	0		A/D converter input (AN6) (1)
		0	0	Х	Х	Х	Х	Х		Input port (1)
Port P0_3		1	0	Х	Х	Х	Х	Χ		Output port
SEG3 AN7	i = 3	Х	1	Х	Х	Х	Х	Х		LCD drive control output (SEG3)
		0	0	1	1	1	0	0		A/D converter input (AN7) (1)
		0	0	Х	Х	Х	Х	Χ		Input port (1)
Port P0_4		1	0	Х	Х	Х	Х	Χ		Output port
SEG4 AN8	i = 4	Х	1	Х	Х	Х	Х	Х		LCD drive control output (SEG4)
		0	0	0	0	0	0	1		A/D converter input (AN8) (1)
		0	0	Х	Х	Х	Х	Χ		Input port (1)
Port P0_5		1	0	Х	Х	Х	Х	Х		Output port
SEG5 AN9	i = 5	Х	1	Х	Х	Х	Х	Х		LCD drive control output (SEG5)
		0	0	0	0	1	0	1		A/D converter input (AN9) (1)
		0	0	Х	Х	Х	Х	Χ		Input port (1)
Port P0_6		1	0	Х	Х	Х	Х	Χ		Output port
SEG6 AN10	i = 6	Х	1	Х	Х	Х	Х	Х		LCD drive control output (SEG6)
		0	0	0	1	0	0	1		A/D converter input (AN10) (1)
		0	0	Х	Х	Х	Х	Х		Input port (1)
Port P0_7		1	0	Х	Х	Х	Х	Χ		Output port
SEG7 AN11	i = 7	Х	1	Х	Х	Х	Х	Х		LCD drive control output (SEG7)
		0	0	0	1	1	0	1		A/D converter input (AN11) (1)

X: 0 or 1

<sup>1.</sup> Pulled up by setting the corresponding bit in the P0PUR register to 1.

Table 6.7 Port P1

	Register	PD1	LSE1		Al	DINSI	EL			
Pin	Bit	PD1_i	LSEi+8		СН		ADG	SEL	_	Function
	DIL	רטו_ו	LOLI+0	2	1	0	1	0		
		0	0	Χ	Χ	Х	Х	Χ		Input port (1)
Port P1_0		1	0	Χ	Χ	Х	Х	Χ		Output port
SEG8 AN12	i = 0	Х	1	Χ	Χ	Х	Х	Χ		LCD drive control output (SEG8)
		0	0	1	0	0	0	1		A/D converter input (AN12) (1)
		0	0	Χ	Χ	Х	Х	Χ		Input port (1)
Port P1_1		1	0	Х	Х	Х	Х	Χ		Output port
SEG9 AN13	i = 1	Х	1	Х	Х	Х	Х	Х		LCD drive control output (SEG9)
		0	0	1	0	1	0	1		A/D converter input (AN13) (1)
		0	0	Χ	Χ	Х	Х	Χ		Input port (1)
Port P1_2		1	0	Χ	Χ	Х	Х	Χ		Output port
SEG10 i = AN14	i = 2	Х	1	Х	Х	Х	Х	Х		LCD drive control output (SEG10)
		0	0	1	1	0	0	1		A/D converter input (AN14) (1)
		0	0	Χ	Χ	Х	Х	Χ		Input port (1)
Port P1_3		1	0	Х	Х	Х	Х	Х		Output port
SEG11 AN15	i = 3	Х	1	Χ	Χ	Х	Х	Х		LCD drive control output (SEG11)
		0	0	1	1	1	0	1		A/D converter input (AN15) (1)
		0	0			l				Input port (1)
Port P1_4	i = 4	1	0							Output port
SEG12	1-4	Х	1							LCD drive control output (SEG12)
		0	0							Input port (1)
Port P1_5	i = 5	1	0							Output port
SEG13	1-0	Х	1							LCD drive control output (SEG13)
		0	0							Input port (1)
Port P1_6	i = 6	1	0							Output port
SEG14		Х	1							LCD drive control output (SEG14)
		0	0							Input port (1)
Port P1_7	i = 7	1	0							Output port
SEG15		Х	1							LCD drive control output (SEG15)

X: 0 or 1 Note:

1. Pulled up by setting the corresponding bit in the P1PUR register to 1.

Table 6.8 Port P2

Pin	Register	PD2	LSE2	KISR	KIEN	KIEN1	— Function
PIII -	Bit	PD2_i	LSEi+16	KliSEL0	KliEN	KliEN	— Function
		0	0	Χ	Χ	_	Input port (1)
Port P2_0		1	0	X	Х	_	Output port
SEG16 KIO	i = 0	Х	1	Х	Х	_	LCD drive control output (SEG16)
		0	0	0	1	_	KI0 input (1)
		0	0	Х	Х	_	Input port (1)
Port P2_1		1	0	Х	Х	_	Output port
SEG17 KI1	i = 1	Х	1	Х	Х	_	LCD drive control output (SEG17)
		0	0	0	1	_	KI1 input (1)
		0	0	Х	Х	_	Input port (1)
Port P2_2		1	0	Х	Х	_	Output port
SEG18 Kl2	i = 2	Х	1	Х	Х	_	LCD drive control output (SEG18)
		0	0	0	1	_	KI2 input (1)
		0	0	Х	Х	_	Input port (1)
Port P2_3	i = 3	1	0	Х	Х	_	Output port
SEG19 Kl3		Х	1	Х	Х	_	LCD drive control output (SEG19)
		0	0	0	1	_	KI3 input (1)
		0	0	Х	_	Х	Input port (1)
Port P2_4		1	0	Х	_	Х	Output port
SEG20 KI4	i = 4	Х	1	Х	_	Х	LCD drive control output (SEG20)
		0	0	0	_	1	KI4 input (1)
		0	0	Х	_	Х	Input port (1)
Port P2_5		1	0	Х	_	Х	Output port
SEG21 KI5	i = 5	Х	1	Х	_	Х	LCD drive control output (SEG21)
		0	0	0	_	1	KI5 input (1)
		0	0	Х	_	Х	Input port (1)
Port P2_6		1	0	Х	_	Х	Output port
SEG22 Kl6	i = 6	Х	1	Х	_	Х	LCD drive control output (SEG22)
		0	0	0	_	1	KI6 input (1)
		0	0	Х	_	Х	Input port (1)
Port P2_7		1	0	Х	_	Х	Output port
SEG23 KI7	i = 7	Х	1	Х	_	Х	LCD drive control output (SEG23)
		0	0	0		1	KI7 input (1)

<sup>1.</sup> Pulled up by setting the corresponding bit in the P2PUR register to 1.

Table 6.9 Port P3

	Register	PD3	LSE3	INTSR	INTEN	INTEN1	ADI	MOD	TRBF	RCSR	TRCMR	TRO	CR2	
Pin	Bit	PD3_i	LSEi+24	INTiSEL0	INTIEN	INTIEN	ADCAP1	ADCAP 0	TRCTRG SEL1	TRCTRG SEL0	PWM2	TCEG1	TCEG0	Function
		0	0	Χ	Χ		_	_	_	_	_		_	Input port (1)
Port P3_0		1	0	Х	Х	_	_	_	_	_	_	_	_	Output port
SEG24 INT0	i = 0	Х	1	Х	Х	_		_		_	_		_	LCD drive control output (SEG24)
		0	0	0	1	1	_		_	_	_	1	_	INTO input (1)
		0	0	Χ	Х	_	_	_	_	_	_	_	_	Input port (1)
Port P3_1		1	0	Χ	Χ	_	_	_	_	_	_	_	_	Output port
SEG25 INT1	i = 1	Х	1	Х	Х	_	_		_	_	_	_	_	LCD drive control output (SEG25)
		0	0	0	1	_	_	_	_	_	_	_	_	INT1 input (1)
		0	0	Χ	Х	_	_	_	_	_	_	_	_	Input port (1)
Port P3_2		1	0	Χ	Χ	_	_	_	_	_	_	_	_	Output port
SEG26 INT2	i = 2	Х	1	Х	Х	_				_	_		_	LCD drive control output (SEG26)
		0	0	0	1	_	_	_	_	_	_	_	_	INT2 input (1)
		0	0	Χ	Χ	-	_	_	_	_	_	_	_	Input port (1)
Port P3_3		1	0	Χ	Х	_	_	_	_	_	_	_	_	Output port
SEG27 INT3	i = 3	Х	1	Х	Х	_	_		_	_	_	_	_	LCD drive control output (SEG27)
		0	0	0	1	_	_	_	_	_	_	_	_	INT3 input (1)
		0	0	Χ	_	Χ	_	_	_	_	_	-	_	Input port (1)
Port P3_4		1	0	Х	_	Х	_	_	_	_	_	_	_	Output port
SEG28 INT4	i = 4	Х	1	Х	_	Х				_	_		_	LCD drive control output (SEG28)
		0	0	0	_	1	_		_	_	_		_	INT4 input (1)
		0	0	Χ	_	Χ	_	_	_	_	_	-	_	Input port (1)
Port P3_5		1	0	Χ	_	Х	_	_	_	_	_		_	Output port
SEG29 INT5	i = 5	Х	1	Х	_	Х	_		_	_	_	_	_	LCD drive control output (SEG29)
		0	0	0	_	1	_	_	_		_	_	_	INT5 input (1)
		0	0	Х	_	Χ	_	_	_	_	_	_	_	Input port (1)
Port P3_6		1	0	Χ	_	Χ	_	_	_	_	_	_	_	Output port
SEG30 INT6	i = 6	Х	1	Х		Х				_	_		_	LCD drive control output (SEG30)
		0	0	0	_	1	_	_	_	_	_	_	_	INT6 input (1)
		0	0	Х	_	Х	Х	Х	Х	Х	Х	Х	Х	Input port (1)
		1	0	Χ	_	Χ	Х	Χ	Х	Х	Χ	Χ	Χ	Output port
Port P3_7 SEG31		Х	1	Х	_	1	Х	Х	Х	Х	Х	Х	Х	LCD drive control output (SEG31)
INT7	i = 7	0	0	0	_	1	Х	Х	Х	Х	Х	Х	Χ	INT7 input (1)
ADTRG TRCTRG		0	0	0	_	1	1	1	Х	Х	Х	Х	Х	ADTRG input (1)
		-	_	· ·	_	· · ·	v	· ·	_	4	_	0	1	PWM2 mode TRCTRG
		0	0	Χ	_	Χ	Х	Χ	0	1	0	1	Χ	input (1)

Note:

1. Pulled up by setting the corresponding bit in the P3PUR register to 1.

Table 6.10 Ports P4\_0 to 4\_2

Pin	Register	PD4	LSE4		U1SR			U1	MR		_ Function
FIII	Bit	PD4_i	LSEi+32	CLK1SEL0	RXD1SEL0	TXD1SEL0	SMD2	SMD1	SMD0	CKDIR	- Function
		0	0	_	_	0	Х	Χ	Х	X	Input port (1)
		0	0	_	_	0	Х	X	Х	Х	Output port
Port P4_0 SEG32	i = 0	Х	1	_		0	Х	Х	Х	Х	LCD drive control output (SEG32)
TXD1							0	0	1		TXD1 output (2)
		Х	0	_	_	1	1	0	Х	X	
							1	1	0		
		0	0	_	X	_	X	X	X	Χ	Input port (1)
Port P4_1		0	0	_	X	_	X	Х	Х	Χ	Output port
SEG33 RXD1	i = 1	Х	1	_	Х	_	Х	Х	Х	Х	LCD drive control output (SEG33)
		0	0	_	1	_	Х	Χ	Х	Χ	RXD1 input (1)
		0	0	0	_		Χ	Χ	Х	Χ	Input port (1)
		0	0	0	_	_	Х	Х	Х	Х	Output port
Port P4_2 SEG34	i = 2	Х	1	0		_	Х	Х	Х	Х	LCD drive control output (SEG34)
CLK1	1 = 2	0	0	1	_	_	Х	Х	Х	1	CLK1 (external clock) input (1)
		Х	0	1	_		0	0	1	0	CLK1 (internal clock) output <sup>(2)</sup>

Notes:

1. Pulled up by setting the corresponding bit in the P4PUR register to 1.

2. N-channel open-drain output by setting the MCH bit in the U1C0 register to 1. At this time, set the PD4\_0 bit in the PD4 register to 0.

	Register	PD4	LSE4	Т	RBRCSI	7	-	FRCCR	1	TRCMR	TRC	CR2		
Pin	Bit	PD4_i	LSE35	TRCTRG SEL1	TRCTRG SEL0	TRCCLK SEL0	TCK2	TCK1	TCK0	PWM2	TCEG1	TCEG0	_	Function
		0	0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х	Χ		Input port (1)
Port P4_3		1	0	Χ	Χ	Χ	Χ	Χ	Χ	Х	Х	Х		Output port
SEG35	i = 3	Х	1	Χ	Χ	Х	Χ	Χ	Х	Х	Х	Х		LCD drive control output (SEG35)
TRCCLK	1-0	0	Χ	Χ	X	1	1	0	1	Х	Χ	Х		TRCCLK input (1)
TRCTRG	0 0 1 0 X X X X 0 0 1 X	PWM2 mode TRCTRG input (1)												
		U	0	·	0	^	^	^	Χ.	Ü	1	Х		
	Register	PD4	LSE4		RCSR	TRCPSR0	TRCOER	TRCMR	Т	RCIOR	0	TRC	CR2	
Pin	Bit	PD4_i	LSE36	TRCTRG SEL1	TRCTRG SEL0	TRCIOA SELO	EA	PWM2	IOA2	IOA1	IOA0	TCEG1	TCEG0	Function
		0	0	Χ	Χ	0	Χ	Χ	Χ	Х	Х	Х	Χ	Input port (1)
		1	0	Χ	Χ	0	Χ	Χ	Χ	Х	Х	Х	Χ	Output port
David D4 4		Х	1	Χ	X	0	Х	Х	Χ	Х	Х	Х	Χ	LCD drive control output (SEG36)
Port P4_4 SEG36		Х	0	Х	Х	1	0	1	0	0	1	Х	Χ	Timer waveform (output
TRCIOA	i = 4		0	^	^	Į.	0	·	0	1	Х	Х	Χ	compare function)
TRCTRG		0	0	Х	Х	1	Х	1	1	Х	Х	Х	Χ	Timer mode (input capture function) <sup>(1)</sup>
		0	0	1	1	Х	Х	0	Х	Х	Х	0	1	PWM2 mode TRCTRG input (1)
					•	^			^	^	^	1	Χ	

X: 0 or 1; —: No change in outcome

Note:

1. Pulled up by setting the corresponding bit in the P4PUR register to 1.

Table 6.12 Ports P4\_5 to 4\_7

	, ,		LSE4	TRC	PSR0		TRC	OER	-	TRCM	1R	Т	RCIOF	RO				
Pin	Bit	DD4 i	LSE37	TRCIC	DBSEL	_	Е	D	PWM	10 1	PWMB		IOB			_		Function
	Dit	ן לל	LOLOI	1	0		_	D	I VVIV	12 1	- VVIVID	2	1	0				
		0	0	Other th	nan 01b		)	<	Х		Х	Χ	Х	Х				Input port (1)
		1	0	Other th	nan 01b		)	<	Х		Х	Х	Х	Х				Output port
		Х	1	Other th	nan 01b		)	<	Х		Х	Х	Х	Х				LCD drive control output (SEG37)
Port P4_5 SEG37	i = 5	X	0	0	1		(	)	0		Χ	Х	Х	Х				PWM2 mode waveform output
TRCIOB	. 0	Х	0	0	1		(	)	1		1	Х	Х	Х				PWM mode waveform output
		X	0	0	1		(	)	1		0	0	0	1 X				Timer waveform output (output compare function)
		0	0	0	1		)	<	1		0	1	Х	Х				Timer mode (input capture function) (1)
	Register	PD4	LSE4	TRC		TRCPSR1	TRC	OER		TRCM	1R	Т	RCIOF	80	Т	RCIOR	11	
Pin	Bit	PD4 i	LSE38	TRCIC		TRCIOC	EB	EC	PWM2	PWMI	B PWMC		IOB			IOC		Function
	J.,			1	0	SEL0						2	1	0	2	1	0	
		0	0		nan 10b	0	Χ	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Input port (1)
		1	0	Other th	nan 10b	0	Χ	Х	Х	Х	Х	Х	Х	Х	Х	Χ	Х	Output port
		Х	1	Other th	nan 10b	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	LCD drive control output (SEG38)
		Х	0	1	0	Х	0	Х	0	Х	Х	Х	Х	Х	Х	Х	Х	PWM2 mode waveform output
Port P4 6		Х	0	1	0	Х	0	Х	1	1	Х	Х	Х	Х	Х	Х	Х	PWM mode waveform output
SEG38 TRCIOB	i = 6	Х	0	1	0	х	0	х	1	0	Х	0	0	1 X	X	X	X	Timer waveform output (output compare function)
TRCIOC		0	0	1	0	0	Х	Х	1	0	Х	1	Х	Х	Х	Х	Х	Timer mode (input capture function) (1)
		Х	0	Other th	nan 10b	1	Х	0	1	Х	1	Х	Х	Х	Х	Х	Х	PWM mode waveform output
		Χ	0	Other th	nan 10b	1	Χ	0	1	Х	0	X	X	X	0	0	1 X	Timer waveform (output compare function)
		0	0	Other th	nan 10b	1	Х	Х	1	Х	0	Х	Х	Х	1	Х	Х	Timer mode (input capture function) (1)
	Register	PD4	LSE4	TRC	PSR0	TRCPSR1	TRC	OER		TRCM	1R	Т	RCIOF	RO	Т	RCIOR	11	
Pin	Bit	PD4_i	LSE39	TRCIC	DBSEL 0	TRCIOD SELO	EB	ED	PWM2	PWMI	BPWMD	2	IOB 1	0	2	IOD 1	0	Function
		0	0	Other th	han 11b	0	Χ	Х	Х	Х	Х	Χ	Х	Х	Χ	Χ	Χ	Input port (1)
		1	0	Other th	han 11b	0	Х	Х	Х	Х	Х	Χ	Х	Х	Χ	Χ	Χ	Output port
		Х	1	Other th	han 11b	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	LCD drive control output (SEG39)
		Х	0	1	1	Х	0	Х	0	Х	Х	Х	Х	Х	Х	Х	Х	PWM2 mode waveform output
Port P4 7		Х	0	1	1	Х	0	Х	1	1	Х	Х	Х	Х	Х	Х	Х	PWM mode waveform output
SEG39 TRCIOB	i = 7	Х	0	1	1	х	0	Х	1	0	Х	0	0	1 X	X	X	X	Timer waveform output (output compare function)
TRCIOD		0	0	1	1	0	Х	Х	1	0	Х	1	Х	Х	Х	Х	Х	Timer mode (input capture function) (1)
		Х	0	Other th	han 11b	1	Х	0	1	Х	1	Х	Х	Х	Х	Х	Х	PWM mode waveform output
		Х	0	Other th	han 11b	1	Х	0	1	Х	0	X	X	X	0	0	1 X	Timer waveform output (output compare function)
		0	0	Other th	han 11b	1	Х	Х	1	Х	0	Х	Х	Х	1	Х	Х	Timer mode (input capture function) (1)

Note:

1. Pulled up by setting the corresponding bit in the P4PUR register to 1.

Table 6.13 Port P5

Pin	Register	PD5	LSE5	— Function
ГШ	Bit	PD5_i	LSEi+40	Tunction
		0	0	Input port (1)
Port P5_0	i = 0	1	0	Output port
SEG40	1 - 3	Х	1	LCD drive control output (SEG40)
		0	0	Input port (1)
Port P5_1	i = 1	1	0	Output port
SEG41		Х	1	LCD drive control output (SEG41)
		0	0	Input port (1)
Port P5_2	i = 2	1	0	Output port
SEG42	1-2	Х	1	LCD drive control output (SEG42)
		0	0	Input port (1)
Port P5_3	i = 3	1	0	Output port
SEG43	1 = 3 X		1	LCD drive control output (SEG43)

<sup>1.</sup> Pulled up by setting the corresponding bit in the P5PUR register to 1.

Table 6.14 Ports P6\_0 to P6\_3

Port P6_0   SEG44   TRDIOA0   TRDCLK   TRDCLK   Transport of the content of the	·
Port P6_0 SEG44 TRDIOA0 TRDCLK    I = 0	·
Port P6_0 SEG44 TRDIOA0 TRDCLK    Fig. 1	·
Port P6_0 SEG44 TRDIOA0 TRDCLK    i = 0	·
SEG44   TRDIOA0   TRDCLK   I = 0	input capture
TRDCLK  0 0 0 1 X X X 1 1 0 0 0 External clock (TRDCLK) (1)  X 0 0 1 0 0 0 0 X X X PWM3 mode (TRDCLK) (1)	_
0 0 1 5	input
	waveform output
X 0 0 1 0 0 0 1 0 0 1 Timer mode w	vaveform output are function)
Register PD6 LSE5 TRDPSR0 TRD0ER1 TRDFCR TRDPMR TRD1ORB0	
Pin         Bit         PD6_i         LSE45         TRDIOB0SEL 1         EB0         CMD1         CMD0         PWM3         PWM80         IOB2         IOB1         IOB0         Full	unction
0 0 Other than X X X X X X X X Input port (1)	
1 0 01b X X X X X X X Output port	
X 1 Other than 01b X X X X X X X X X X X LCD drive con (SEG45)	·
0 0 0 1 X 0 0 1 X X Timer mode (if function) (1)	
SEG45         i = 1         X         0         0         1         0         1         X	
X 0 0 1 0 1 X X X X Reset synchro	
	waveform output
	aveform output
X 0 0 1 0 0 1 0 0 1 X (output compa	vaveform output are function)
Register PD6 LSE5 TRDPSR0 TRDOER1 TRDFCR TRDPMR TRDIORCO	
Bit PD6_i LSE46	unction
0 0 Other than X X X X X X X X Input port (1)	
1 0 01b X X X X X X X Output port	
X 1 Other than X X X X X X X X X X LCD drive con (SEG46)	·
Port P6_2 0 0 0 1 X 0 0 1 0 1 X X Timer mode (if function) (1)	
TRDIOC0   ^   0   0   1   0   1   ^   ^   ^   ^   ^   waveform out;	
X 0 0 1 0 0 1 X X X X waveform out	
	aveform output
A 0 0 1 0 0 1 0 0 1 X (output compa	vaveform output are function)
Register PD6 LSE5 TRDPSR0 TRDOER1 TRDFCR TRDPMR TRDIORC0	
Bit PD6_i LSE47 1 0 ED0 CMD1 CMD0 PWM3 PWM00 IOD2 IOD1 IOD0	unction
0 0 Other than X X X X X X X X Input port (1)	
1 0 01b X X X X X X X X Output port	
X 1 Other than 01b X X X X X X X X X X X LCD drive con (SEG47)	·
Port P6_3 0 0 0 1 X 0 0 1 0 1 X X Timer mode (if function) (1)	
TRDIOD0 X 0 0 1 0 1 X X X X X Waveform out	•
, , , , , , <del>, , , , , , , , , , , , , </del>	onous PWM mode
	•
X 0 0 1 0 0 1 X X X X waveform outp	vaveform output

Note:

Pulled up by setting the corresponding bit in the P6PUR register to 1.

**Table 6.15** Ports P6\_4 to P6\_7

	Register	PD6	LSE6	TRD	PSR1	TRDOER1		TRD	FCR		TF	RDIOR	<b>A</b> 1	
Pin	Bit	PD6_i	LSE48	TRDIO 1	A1SEL 0	EA1	CMD1	CMD0	PWM3	_	IOA2	IOA1	IOA0	Function
		0	0	Othe		Х	Х	Х	Х		Х	Χ	Χ	Input port (1)
		1	0	01	-	Х	Х	Х	Х		Х	Χ	Х	Output port  LCD drive control output
		Х	1		than Ib	Х	Х	Х	Х		Х	Х	Х	(SEG48)
Port P6_4 SEG48	i = 4	0	0	0	1	X	0	0	1		1	Χ	Χ	Timer mode (input capture function) (1)
TRDIOA1		Χ	0	0	1	0	1	Х	Χ		Х	Х	Χ	Complementary PWM mode waveform output
		Х	0	0	1	0	0	1	Х		Х	Х	Х	Reset synchronous PWM mode waveform output
		Х	0	0	1	0	0	0	1		0	0	1 X	Timer mode waveform output (output compare function)
	Register	PD6	LSE6	TRDI	PSR1	TRDOER1	1	RDFC	3	TRDPMR	TF	RDIORI	31	
Pin	Bit	PD6_i	LSE49	TRDIO 1	B1SEL 0	EB1	CMD1	CMD0	PWM3	PWMB1	IOB2	IOB1	IOB0	Function
		0	0	Othe		Χ	Х	Х	Х	Х	Х	Χ	Χ	Input port (1)
		1	0	01	-	Х	Χ	Χ	Χ	Χ	Х	Χ	Χ	Output port
		Х	1		than Ib	X	Х	Х	Х	Х	Х	Х	Χ	LCD drive control output (SEG49)
Port P6_5		0	0	0	1	X	0	0	1	0	1	Х	Х	Timer mode (input capture function) (1)
SEG49 TRDIOB1	i = 5	X	0	0	1	0	1	Х	X	Х	Х	Х	Х	Complementary PWM mode waveform output
		Х	0	0	1	0	0	1	Х	Х	Х	Χ	Χ	Reset synchronous PWM mode waveform output
		Х	0	0	1	0	0	0	1	1	Х	Χ	Χ	PWM mode waveform output
		Х	0	0	1	0	0	0	1	0	0	1	1 X	Timer mode waveform output (output compare function)
	Register	PD6	LSE6	TRDI	-	TRDOER1	1	RDFC	3	TRDPMR	TF	RDIOR	C1	
Pin	Bit	PD6_i	LSE50	TRDIO 1	C1SEL 0	EC1	CMD1	CMD0	PWM3	PWMC1	IOC2	IOC1	IOC0	Function
		0	0	Other		Х	Х	Х	Χ	Х	Х	Χ	Χ	Input port (1)
		0	0	01	-	Х	Х	Х	Х	Х	Х	Χ	Χ	Output port
		Х	1	Other 01	than Ib	Х	Х	Х	Х	Х	Х	Х	Х	LCD drive control output (SEG50)
Port P6_6		0	0	0	1	Х	0	0	1	0	1	Х	Х	Timer mode (input capture function) (1)
SEG50 TRDIOC1	i = 6	Χ	0	0	1	0	1	Х	Χ	Х	Х	Х	Х	Complementary PWM mode waveform output
		Х	0	0	1	0	0	1	Х	Х	Х	Х	Χ	Reset synchronous PWM mode waveform output
		Х	0	0	1	0	0	0	1	1	X	X	Х	PWM mode waveform output
		Х	0	0	1	0	0	0	1	0	0	0	1 X	Timer mode waveform output (output compare function)
	Register	PD6	LSE6	TRDI		TRDOER1	1	RDFC	7	TRDPMR	TF	RDIORI	<b>D1</b>	
Pin	Bit	PD6_i	LSE51	TRDIO 1	C1SEL 0	ED1	CMD1	CMD0	PWM3	PWMD1	IOD2	IOD1	IOD0	Function
		0	0		than	Χ	Х	Х	Χ	Х	Х	Χ	Χ	Input port (1)
		0	0		lb	Х	Х	Х	Х	Х	Х	Χ	Χ	Output port
		Х	1		than Ib	Х	Х	Х	Х	Х	Х	Х	Χ	LCD drive control output (SEG51)
Port P6_7		0	0	0	1	Х	0	0	1	0	1	Х	Х	Timer mode (input capture function) (1)
SEG51 TRDIOD1	i = 7	Х	0	0	1	0	1	Х	Х	Х	Х	Х	Х	Complementary PWM mode waveform output
		Х	0	0	1	0	0	1	Х	Х	Х	Х	Х	Reset synchronous PWM mode waveform output
		Х	0	0	1	0	0	0	1	1	X 0	X 0	X	PWM mode waveform output
, ,													1	Timer mode waveform output

Note:

1. Pulled up by setting the corresponding bit in the P6PUR register to 1.

Table 6.16 Port P7

Pin	Register	PD7	LSE6/ LSE7		_CR			Function
F	Bit	PD7_i	LSEi+52		_DT		_	i diletion
	2.,		202::02	2	1	0		
Port P7_0		0	0	Х	Х	Х		Input port (1)
SEG52	i = 0	1	0	Х	Х	Х		Output port
COM7	1-0	Х	1	0	Х	Х		LCD drive control output (SEG52)
				1	0	0		LCD drive control output (COM7)
Port P7 1		0	0	Х	Χ	Х		Input port (1)
SEG53	i = 1	1	0	Х	Χ	Х		Output port
COM6	1-1	Х	1	0	Χ	Х		LCD drive control output (SEG53)
CONIC				1	0	0		LCD drive control output (COM6)
D-+ D7 0		0	0	Х	Χ	Х		Input port (1)
Port P7_2 SEG54	i = 2	1	0	Х	Χ	Х		Output port
COM5	1 = 2	Х	1	0	Χ	Х		LCD drive control output (SEG54)
OCIVIO				1	0	0		LCD drive control output (COM5)
D-+ D7 0		0	0	Х	Χ	Х		Input port (1)
Port P7_3 SEG55	i = 3	1	0	Х	Χ	Х		Output port
COM4	1=3	Х	1	0	Χ	Х		LCD drive control output (SEG55)
OOWI4				1	0	0		LCD drive control output (COM4)
Down DZ 4		0	0					Input port (1)
Port P7_4 COM3	i = 4	1	0					Output port
COIVIS		Х	1					LCD drive control output (COM3)
Down DZ C		0	0					Input port (1)
Port P7_5 COM2	i = 5	1	0					Output port
COIVIZ		Х	1					LCD drive control output (COM2)
D-+ D7 0		0	0					Input port (1)
Port P7_6 COM1	i = 6	1	0					Output port
COIVIT		Х	1					LCD drive control output (COM1)
D 1 D 7 7		0	0					Input port (1)
Port P7_7 COM0	i = 7	1	0					Output port
		Х	1					LCD drive control output (COM0)

Note:

1. Pulled up by setting the corresponding bit in the P6PUR or P7PUR register to 1.

Ports P10\_0 to P10\_3 **Table 6.17** 

Pin	capture
Port P10_0 (TRDIOA0   TRDCLK   KIO)	· t
Port P10_0 (TRDIOA0   TRDCLK   KII0	t
Port P10_0 (TRDIOA0   TRDCLK   KIII)	t
TRDIOA0   TRDCLK	t
No	
X	form output
X X X 1 0 0 0 0 0 1 0 1 X (output compare fur Register PD10 KISR KIEN TRDPSR0 TRD0ER1 TRDFCR TRDPMR TRD1ORB0	
Register PD10 KISR KIEN TRDPSR0 TRD0ER1 TRDFCR TRDPMR TRD1ORB0	
	Stiony
Pin Bit PD10 i KliSEL0 KliEN TRDIOBOSEL EBO CMD1 CMD0 PWM3 PWM80 IOB2 IOB1 IOB0 Function	n
0 X X Other than X X X X X X X X Input port (1) 1 X X 10b X X X X X X X X X Output port	
Other than	
Port P10 1 0 X X 1 0 X 0 0 1 0 1 X X Timer mode (input function) (1)	•
(TRDIOB0   i = 1   X   X   X   1   0   0   1   X   X   X   X   X   X   Complementary PV waveform output	
X X X 1 0 0 0 1 X X X X Reset synchronous waveform output	
X X X 1 0 0 0 0 0 X X X X PWM3 mode wave X X X X 1 0 0 0 0 1 1 X X X PWM mode waveful	•
0 0 1 Towns down of	
X X X 1 0 0 0 0 1 0 0 1 X (output compare fur	
Register PD10 KISR KIEN TRDPSR0 TRD0ER1 TRDFCR TRDPMR TRDIORC0 Pin	n
Bit   PD10_i   KliSEL0   KliEN   T   O   EB0   CMD1   CMD0   PWM3   PWMC0   IOC2   IOC1   IOC0   T   A IOCAC	
0 X X Other than X X X X X X X Input port (1)	
1 X X 10b X X X X X X X Output port	
0 1 1 Other than 10b X X X X X X X X X X X X X X X X X X X	
Port P10_2 0 X X 1 0 X 0 0 1 0 1 X X Timer mode (input function) (1)	·
X X X 1 0 0 0 1 X X X X Reset synchronous waveform output	PWM mode
X X X 1 0 0 0 0 1 1 X X X PWM mode wavefo	rm output
X         X         X         1         0         0         0         0         1         0         0         0         1         Timer mode wavefor (output compare fur further transformed)	
Register PD10 KISR KIEN TRDPSR0 TRD0ER1 TRDFCR TRDPMR TRDIORD0	
Pin Bit PD10_i KliSEL0 KliEN TRDIOD0SEL 1 0 CMD1 CMD0 PWM3 PWMD0 IOD2 IOD1 IOD0 Function	n
0 X X Otherthan X X X X X X X Input port (1)	
1 X X 10b X X X X X X X Output port	
0 1 1 Other than 10b X X X X X X X X X X X X X X X X X X X	
Port P10_3 0 X X 1 0 X 0 0 1 0 1 X X Timer mode (input function) (1)	'
$\frac{\text{(TRDIOD0}}{\text{Kl3)}} \qquad \qquad \text{i = 3} \qquad \qquad \text{X} \qquad \text{X} \qquad \text{X} \qquad \text{1} \qquad \text{0} \qquad \text{0} \qquad \text{1} \qquad \text{X} \qquad \text{Complementary PV} \\ \text{waveform output} \qquad \qquad \text{waveform output} \qquad \qquad \text{A} \qquad A$	
X X X 1 0 0 0 1 X X X X Reset synchronous waveform output	
X X X 1 0 0 0 0 1 1 X X X PWM mode wavefo	·
X X X 1 0 0 0 0 1 0 0 0 1 Timer mode wavefo (output compare fur	

1. Pulled up by setting the corresponding bit in the P10PUR register to 1.

**Table 6.18** Ports P10\_4 to P10\_7

	Register	PD10	KISR	KIEN1	TRDI	PSR1	TRDOER1		TRD	FCR		TF	RDIOR	A1	Function	
Pin	Bit	PD10_i	KliSEL0	KliEN	TRDIO 1	A1SEL 0	EA1	CMD1	CMD0	PWM3	_	IOA2	IOA1	IOA0		
		0	Х	X	Other		X	X	X	X		X	Х	Х	Input port (1)	
		1	Х	Х	10 Other		Х	Х	Х	Х		Х	Х	Х	Output port	
		0	1	1	10		Х	Х	Х	Х		Х	Х	Х	KI4 input (1)	
Port P10_4 (TRDIOA1	i = 4	0	Х	Х	1	0	Х	0	0	1		1	Х	Х	Timer mode (input capture function) (1)	
KI4)		Х	Χ	Х	1	0	0	1	Х	Х		Х	Χ	Х	Complementary PWM mode waveform output	
		Х	Х	Х	1	0	0	0	1	Х		Х	Х	Х	Reset synchronous PWM mode waveform output	
		Х	Х	Х	1	0	0	0	0	1		0	0	1 X	Timer mode waveform output (output compare function)	
	Register	PD10	KISR	KIEN	TRD	PSR1	TRDOER1	Т	RDFC	7	TRDPMR	TF	RDIOR	A1	,	
Pin	Bit	PD10_i	KliSEL0	KliEN	TRDIO 1	B1SEL 0	EB1	CMD1	CMD0	PWM3	PWMB1	IOB2	IOB1	IOB0	Function	
		0	Х	Х	Other		Х	Х	Χ	Х	Χ	Х	Х	Х	Input port (1)	
		1	Х	Х	10		Х	Х	Х	Х	Х	Х	Х	Х	Output port	
		0	1	1	Other		Х	Х	Х	Х	Х	Х	Х	Х	KI5 input (1)	
Port P10_5		0	Х	Х	1	0	Х	0	0	1	0	1	Х	Х	Timer mode (input capture function) (1)	
(TRDIOB1 KI5)	i = 5	Х	Х	Х	1	0	0	1	Х	Х	Х	Х	Х	Х	Complementary PWM mode waveform output	
		Х	Х	Х	1	0	0	0	1	Х	Х	Х	Х	Х	Reset synchronous PWM mode waveform output	
		Χ	Χ	Χ	1	0	0	0	0	1	1	Χ	Χ	Х	PWM mode waveform output	
		Х	Х	Х	1	0	0	0	0	1	0	0	0	1 X	Timer mode waveform output (output compare function)	
	Register	PD10	KISR	KIEN	TRD		TRDOER1	T	RDFC	₹	TRDPMR	TF	RDIOR	C1		
Pin	Bit	PD10_i	KliSEL0	KliEN	TRDIO 1	C1SEL 0	EC1	CMD1	CMD0	PWM3	PWMC1	IOC2	IOC1	IOC0	Function	
		0	Χ	Χ	Other		Х	Χ	Χ	Χ	Χ	Χ	Х	Х	Input port (1)	
		1	Х	Х	10		Х	Х	Х	Х	Х	Х	Х	Х	Output port	
		0	1	1	Other		Х	Х	Х	Х	Х	Х	Х	Х	KI6 input (1)	
Port P10_6		0	Х	Х	1	0	Х	0	0	1	0	1	Х	Х	Timer mode (input capture function) (1)	
(TRDIOC1 KI6)	i = 6	Х	Χ	Х	1	0	0	1	Х	Χ	Х	Х	Х	Х	Complementary PWM mode waveform output	
		Х	Х	Х	1	0	0	0	1	Х	Х	Х	Х	Х	Reset synchronous PWM mode waveform output	
		Х	Х	Х	1	0	0	0	0	1	1	Х	Х	Х	PWM mode waveform output	
		Х	Х	Χ	1	0	0	0	0	1	0	0	0	1 X	Timer mode waveform output (output compare function)	
	Register	PD10	KISR	KIEN	TRD		TRDOER1	Т	RDFC	7	TRDPMR	TF	RDIOR	C1		
Pin	Bit	PD10_i	KliSEL0	KliEN	TRDIO 1	D1SEL 0	ED1	CMD1	CMD0	PWM3	PWMD1	IOD2	IOD1	IOD0	Function	
		0	Х	Х	Other		Х	Х	Х	Х	Х	Х	Χ	Х	Input port (1)	
		1	Х	Х	10		Х	Х	Х	Х	Х	Х	Х	Х	Output port	
		0	1	1	Other	than )b	Х	Х	Χ	Х	Χ	Х	Х	Х	KI7 input (1)	
Port P10_7		0	Х	Х	1	0	Х	0	0	1	0	1	Х	Х	Timer mode (input capture function) (1)	
(TRDIOD1 KI7)	i = 7	Х	Х	Х	1	0	0	1	Х	Х	Х	Х	Х	Х	Complementary PWM mode waveform output	
		Х	Х	Х	1	0	0	0	1	Х	Х	Х	Х	Х	Reset synchronous PWM mode waveform output	
		Χ	Χ	Х	1	0	0	0	0	1	1	X	X	X	PWM mode waveform output	
		Х	Х	Х	1	0	0	0	0	1	0	0	1	1 X	Timer mode waveform output (output compare function)	

1. Pulled up by setting the corresponding bit in the P10PUR register to 1.

**Table 6.19** Ports P11\_0 and P11\_1

	Register	PD11	INTSR	INTEN	INTCMP	SSUIICSR	ICCR1		sociated ter (7)	ı	U2S	SR1		U	2MF	l	
Pin	Bit	PD11_i	INTi SEL0	INTIEN	INT1 CP0	IICSEL	ICE	SSCK output control	SSCK input control	CI	LK2	SEL0	2	SMD 1	0	CKDIR	Function
		0	Х	Х	Х	0	Х	0	0		(	)	Х	Х	Х	Х	Input port (1)
		0	^	^	^	1	0	Х	Х			,	_^	^	^	^	
		1	Х	Х	Х	0	Х	0	0		(	)	х	Х	х	Х	Output port (2)
						1	0	Х	Х								
Port		0	Χ	X	Х	1	1	Х	Х		(	)	Х	Х	Х	Х	SCL input/output (2)
P11_0		0	Χ	Χ	Х	0	X	0	1			)	Х	Х	Х	Х	SSCK input (1)
SCL		0	Χ	Χ	Χ	0	Х	1	0		(	)	Х	Х	Х	Х	SSCK output (2, 3)
SSCK (CLK2	i = 0	0	Х	Х	Х	0	X 0	0 X	0 X		-	1	Х	Х	Х	1	CLK2 input (1)
INT0) IVREF1		Х	Х	Х	Х	0	Х	0	0			1	0	0	1	0	CLK2 output (2, 4)
IVNEFI		^	^	^	^	1	0	Х	Х			ı	U	U		U	
		0	1	1	Х	0	Х	0	0		(	)	х	Х	Х	Х	INT0 input (1)
						1	0	Х	Х								
		0	Х	Х	1	1	X 0	0 X	0 X		(	)	Х	Х	Х	х	Comparator B1 reference voltage
								CCIIA	sociated								input (IVREF1)
Pin	Register	PD11	INTSR	INTEN	INTCMP	SSUII	CSR	Regis	ter (7)			SR0	ı	J2MF	7	U2SMR	F. makia n
Pilli	Bit	PD11_i	INTi SEL0	INTiEN	INT1 CP0	IICS	EL	SSI output control	SSI input control	RX SE		TXD2 SEL 1 0	2	SMD	0	IICM	Function
		0	Х	Х	Х	Х		0	0			1 0	X	Х	X	Х	Input port (1)
		1	X	X	X	X		0	0		l		X	Х	Х	X	Output port (2)
		0	Х	Х	Х	0		0	1			Other	~	Х	Х	Х	SSI input (1)
Port		Х	Х	Х	Х	0		1	0	Х	Х	than	Х	Х	Х	Х	SSI output (2, 5)
P11_1		0	Χ	Χ	Χ	Х		0	0	0	1	10b	Х	Х	Х	0	RXD2 input (1)
SSI (RXD2		0	Х	Х	Х	Х		0	0	0	1		0	1	0	1	SCL2 input/output (2, 6)
SCL2	i = 1												0	0	1	0	TXD2 output (2, 6)
TXD2		Χ	Χ	Х	Х	X		0	0	Χ	Х	1 0	1	0	Х	0	
SDA2 INT1)													1	1	0	0	
IVCMP1		0	X	Х	Х	Х		0	0	Х	Х	1 0	0	1	0	1	SDA2 input/output (2, 6)
		0	1	1	0	Х		0	0	Х	Χ	Other	Х	Х	Χ	Х	INT1 input (1)
		0	0	1	1	Х		0	0	Х	Х	than 10b	Х	Х	Х	Х	Comparator B1 input (IVCMP1)

- 1. Pulled up by setting the corresponding bit in the P11PUR register to 1.
- Output drive capacity high by setting the corresponding bit in the P11DRR register to 1.
   N-channel open-drain output by setting the SCKOS bit in the SSMR2 register to 1. At this time, set the PD11\_0 bit in the PD11 register to 0.
- 4. N-channel open-drain output by setting the NODC bit in the U2SMR3 register to 1.
- 5. N-channel open-drain output by setting the SOOS bit in the SSMR2 register to 1 (N-channel open-drain output) and setting the BIDE bit to 0 (standard mode).
- 6. N-channel open-drain output by setting the NCH bit in the U2C0 register to 1. At this time, set the PD11\_1 bit in the PD11 register to 0.
- 7. Synchronous serial communication unit (refer to Table 26.4 Association between Communication Modes and I/O Pins).

Table 6.20 Ports P11\_2 and P11\_3

	Register	PD11	INTSR	INTEN	INTCMP	_	SSUIICSR	ICCR1		sociated ter (6)		J2S	SR0	ι	J2MF	3	U2SMR	
Pin	Bit	PD11_i	INTi SEL0	INTIEN	INT3 CP0	-	IICSEL	ICE	SSI output control	SSI input control	SI	D2 EL	TXD2 SEL 1 0	2	SMD	0	IICM	Function
		0	Х	Х	Х		1	0	X	X	Х		Other	X	X	X	0	Input port (1)
		0	Х	Х	Х	_	0	Х	0	0	Х	$\vdash$	than 01b	X	Х	Х	0	input port ( )
		1	Х	Х	Х	_	1	0	Х	X	Х	Х	Other	Х	Х	Х	0	Output port (2)
		1	Х	Х	Х	_	0	Х	0	0	Х	Χ	than 01b	Х	Х	Х	0	
		0	Х	Х	Х	_	1	1	Х	Х	Х	Χ	Other	Х	Х	Х	0	SDA input/output (2)
D . D		0	Х	Х	Х	_	0	Х	0	1	Х	Χ	than	Χ	Х	Χ	0	SSO input (1)
Port P11_2 SDA		0	Х	Х	Х		0	Х	1	0	Х	Χ	01b	Χ	Х	Х	0	SSO output (2, 3)
SSO		0	Х	Х	Х		1	0	Х	Х	1	0	Other than	х	Х	Х	0	RXD2 input (1)
(RXD2		0	^	^	^		0	Х	0	0	<b>'</b>	U	01b	^	^	^	0	
SCL2 TXD2	i = 2	0	Х	Х	Х		1	0	Х	Х	1	0	Other	0	1	0	1	SCL2
SDA2		0	^	^	^		0	Х	0	0	<b>'</b>	U	01b	U	'	U	'	input/output (2, 4)
ĪNT2)			Х	Х	Х		1	0	Х	Х				0	0	1		TXD2 output (2, 4)
IVREF3		Х	Х	Х	Х	_	0	Х	0	0	Х	Х	0 1	1	0	X 0	0	
							1	0	Х	Х								SDA2
		0	Х	Х	Х	l	0	Х	0	0	Х	Х	0 1	0	1	0	1	input/outpu (2, 4)
		0	1	1	Х	_	Х	Х	0	0	Х	Х	0 1	Х	Х	Х	Х	INT2 input (1)
		0	Х	Х	1		Х	Х	0	0	Х	X	Other than 01b	х	х	х	х	Comparator B3 reference voltage input (IVREF3)
	Register	PD11	INTSR	INTEN	INTCMP	_	_	SSMR2	U2	CO	١	J2S	SR1		J2MF			
Pin	Bit	PD11_i	INTi SEL0	INTIEN	INT3 CP0	-	_	CSS 1 0	CRS	CRD	С	TSS	SEL0	2	SMD 1	0	_	Function
		0	Х	Х	Х	_	_	0 0	Х	Х		(	)	Х	Х	Х		Input port (1)
		1	Х	Х	Х	_	_	0 0	Х	Х		(	)	Х	Х	Х		Output port (2)
Port P11_3		Х	Χ	Х	Х		_	0 1	Х	Х		>	(	Х	Х	Χ		SCS input (1)
SCS (CTS2		Х	Χ	Χ	Χ	1	_	1 X	Х	Χ		>	(	Х	Х	Х		SCS output (2, 5)
RTS2	i = 3	0	Х	Х	Х	_	_	0 0	0	0		1		Otl	ner th	nan		CTS2 input (1)
ĪNT3)		0	Х	Х	Х	_	_	0 0	1	0		1			000b	)		RTS2 output (2)
IVCMP3		0	1	1	0	_	_	0 0	Х	Х		(	)	Х	Χ	Χ		INT3 input (1)
X: 0 or 1: —		0	0	1	1	_	_	0 0	Х	Х		(	)	Х	Х	Χ		Comparator B3 input (IVCMP3)

- 1. Pulled up by setting the corresponding bit in the P11PUR register to 1.
- 2. Output drive capacity high by setting the corresponding bit in the P11DRR register to 1.
- 3. N-channel open-drain output by setting the SOOS bit in the SSMR2 register to 1 (N-channel open-drain output).
- 4. N-channel open-drain output by setting the NCH bit in the U2C0 register to 1. At this time, set the PD11\_2 bit in the PD11 register to 0.
- 5. N-channel open-drain output by setting the CSOS bit in the SSMR2 register to 1.
- 6. Synchronous serial communication unit (refer to Table 26.4 Association between Communication Modes and I/O Pins).

Table 6.21 Ports P11\_4 to P11\_7

	Register	PD11	INTSR	INTEN1	TRA	ASR	TRAIOC	TRAMR		1R	U0SR		
Pin	Bit	PD11_i	INTi	INIT: ENI	TRAIOSEL		TOPCR	TMODO		00	RXD	OSEL	Function
			SEL0	INTIEN	1	0	TOPCR	2	1	0	1	0	
		0	Χ	Х	0	0	Х	Χ	Х	Χ	Χ	Χ	Input port (1)
		1	Х	Х	0	0	Х	Χ	Х	Х	Х	Χ	Output port (2)
Port P11_4		0	Х	Х	1	1	0		her th Ob, O		Х	Х	TRAIO input (1)
TRAIO (INT4	i = 4	0	1	1	0	0	Х	Χ	Х	Х	Х	Х	INT4 input (1)
RXD0)		0	1	1	1	0	0		her th Ob, O		Х	Х	TRAIO/INT4 input (1)
		Χ	Х	Χ	0	1	0	0	0	1	Χ	Χ	TRAIO pulse output (2)
		0	Х	Χ	0	0	Х	Χ	Х	Х	1	0	RXD0 input (1)
	Register	PD11	INTSR	INTEN1	_	_	TRAIOC	_	_	_			
Pin	Bit	PD11_i	INTi SEL0	INTIEN	_	_	TOENA	_	_	_			Function
		0	Х	Х	_	_	0						Input port (1)
Port P11_5 TRAO	i = 5	1	Х	Χ	-		0						Output port (2)
(INT5)	1=3	Χ	Х	Х	_	_	1					TRAO input (1)	
()		0	1	1	_		0					INT5 input (1)	
	Register	PD11	INTSR	INTEN1	_		TRBIOC	TI	RBM	1R			
Pin	Bit	PD11_i	INTi SEL0	INTIEN	_		TOCNT		MO 1	D 0			Function
		0	Х	Х	_	_	Х	(	)	0			Input port (1)
	i = 6	1	Х	Х	-	_	Х	(	)	0			Output port (2)
		Χ	Х	Х	-	_	1	)	X	Χ			Output port (=)
Port P11_6 TRBO		Х	Х	Х		_	0	(	)	1			Programmable waveform generation mode (2)
(INT6)		Х	Х	Х	_	_	0		1	0			Programmable one-shot generation mode (2)
		Х	Х	Х	-	_	0		1	1			Programmable wait one- shot generation mode (2)
		0	1	1	_	_	Х	(	)	0			INT6 input (1)
	Register	PD11	INTSR	INTEN1	_	_	TRECR1		OMC				
Pin	Bit	PD11_i	INTi SEL0	INTIEN	-	_	TOENA		DC <i>A</i> 1	AP 0			Function
		0	Χ	Х	_	_	0	)	X	Х			Input port (1)
Port P11_7		1	Χ	Х	-	_	0	)	X	Х			Output port (2)
TREO (INT7	i = 7	Х	Χ	Х	_	_	1	)	K	Х			TREO output (2)
(IN17 ADTRG)		0	1	1	_	_	0	)	Κ	Χ			ĪNT7 input (1)
V. O oz 1 N		0	1	1	_	_	0		1	1			ADTRG input (1)

<sup>1.</sup> Pulled up by setting the corresponding bit in the P11PUR register to 1.

<sup>2.</sup> Output drive capacity high by setting the corresponding bit in the P11DRR register to 1.

Table 6.22 Ports P12\_0 to P12\_3

Die	Register	PD12	CN	M0		CM1			Cir Specifi	cuit cations	Function
Pin	Bit	PD12_i	CM05	CM07	CM10	CM11	CM13		Oscillation buffer	Feedback resistor	Function
		0	1	1	0	1	0		OFF	OFF	Input port (1)
		1	1	1	0	1	0		OFF	OFF	Output port
		0	1	0	0	1	0		ON	ON	XIN clock input (1)
		0	1	0	1	1	0		ON	ON	XIN clock input stop (STOP mode) (1)
		0	0	0	0	0	1		ON	ON	XIN-XOUT oscillation (on-chip feedback resistor enabled)
Port P12_0 XIN	i = 4	0	0	0	0	1	1		ON	OFF	XIN-XOUT oscillation (on-chip feedback resistor disabled)
		0	1	0	0	0	1		OFF	ON	XIN-XOUT oscillation stop (on-chip feedback resistor enabled)
		0	1	0	0	1	1		OFF	OFF	XIN-XOUT oscillation stop (on-chip feedback resistor disabled)
		0	0	0	1	Х	1		OFF	OFF	oscillation stop (STOP mode)
	Register	PD12	CI	MO		CM1			_	cuit	
Pin				I		ı	I		Specific Oscillation	Feedback	Function
	Bit	PD12_i	CM05	CM07	CM10	CM11	CM13		buffer	resistor	
		0	1	Х	0	1	0		OFF	OFF	Input port (1)
		1	1	Х	0	1	0		OFF	OFF	Output port
		0	0	0	0	0	1		ON	ON	XIN-XOUT oscillation (on-chip feedback resistor enabled)
		0	0	0	0	1	1		ON	OFF	XIN-XOUT oscillation (on-chip feedback resistor disabled)
Port P12_1 XOUT	i = 1	0	1	0	0	0	1		OFF	ON	XIN-XOUT oscillation stop (on-chip feedback resistor enabled)
		0	1	0	0	1	1		OFF	OFF	XIN-XOUT oscillation stop (on-chip feedback resistor disabled)
		0	0	0	1	Х	1		OFF	OFF	oscillation stop (STOP mode)
Pin	Register Bit	PD12 PD12_i	LSE7 LSE60					_			Function
Port P12_2		0	0								Input port (1)
CL1	i = 2	1	0								Output port
		Х	1								CL1
Port P12_3	, -	0	0								Input port (1)
CL2	i = 3	1	0								Output port
V. O ov 1: N		Х	1								CL2

Note:

1. Pulled up by setting the corresponding bit in the P12PUR register to 1.

Table 6.23 Ports P13\_0 to P13\_3

Pin Port P13_0	Bit	PD13_i		OI I		Register PD13 ADINSEL												
Port P13 0	Dit		CH ADGSE		SEL	DA0E						Function						
Port P13 0			2	1	0	1	0											
Port P13 0		0	Х	Χ	Χ	Χ	Χ	0							Input port (1)			
		1	Х	Χ	Χ	Χ	Χ	0							Output port			
ANO		0	Х	Χ	Χ	Χ	Χ	0						WKUP1 input (1)				
DA0 WKUP1	i = 0	0	0	0	0	0	0	0						A/D converter input (AN0) (1)				
		0	Х	Χ	Χ	Х	Х	1						D/A converter output (DA0)				
F	Register	PD13			DINS			DACON	U0SR			JoM						
Pin	Bit	PD13_i		СН		ADG		DA1E	TXD0			SMI		_	Function			
	Dit		2	1	0	1	0		SEL0	2	1		0					
		0	Χ	Χ	Χ	Χ	Χ	0	0	Χ	Х		Χ		Input port (1)			
		1	Χ	Χ	Χ	Χ	Χ	0	0	Χ	Х		Χ		Output port			
Port P13_1 AN1		0	0	0	1	0	0	0	0	Χ	Χ		Χ		A/D converter input (AN1) (1)			
DA1 TXD0	i = 1	i = 1	i = 1	0	Х	Χ	Χ	Χ	Х	1	0	Χ	Χ		Χ		D/A converter output (DA1)	
TABO										0	0		1					
						Х	Х	Х	Х	Χ	Χ	0	1	1	0		X 0	
F	Register	PD13		Αſ	OINS	SEL		_	UOSR		•							
Pin	Bit		CH ADGSE			SEL	_	RXD0 SEL						Function				
		_	2	1	0	1	0		1 0	1								
		0	Χ	Χ	Χ	Χ	Χ	_	ХХ						Input port (1)			
Port P13_2	i = 2	1	Χ	Χ	Χ	Χ	Χ	_	ХХ						Output port			
AN2 RXD0		0	0	1	0	0	0	_	хх						A/D converter input (AN2) (1)			
		0	Χ	Χ	Χ	Χ	Χ	_	0 1						RXD0 input (1)			
F	Register	PD13	-	ΑI	OINS	SEL		_	U0SR		ι	JoM	R					
Pin	Bit	PD13_i	2	CH 1	0	ADG	iSEL 0	_	CLK0 SEL0	SMD CKDIR		_	Function					
		0	X	Х	X	X	X		0	X	1 X	X	Х		Input port (1)			
	ŀ	1	X	X	<u>^</u>	X	X	_	0	X	Λ	<u>х</u>	X		Output port			
Port P13_3		0	0	1	1	0	0		0	X	X	X	X		A/D converter input (AN3) (1)			
AN3 CLK0	i = 3	0	Х	Х	Х	Χ	X	_	1	Х	Х	Х	1		CLK0 (external clock input) (1)			
		Х	Х	Χ	Χ	Х	X	_	1	0	0	1	0		CLK0 (internal clock) output			

- 1. Pulled up by setting the corresponding bit in the P13PUR register to 1.
- 2. N-channel open-drain output by setting the NCH bit in the U0C0 register to 1. At this time, set the PD13\_1 bit in the PD13 register to 0.

Table 6.24 Ports P13\_4 to P13\_7

Pin	Register	PD13		AI CH	SNIC	NSEL ADGSI		TRGPSR	TRGIOR			TRGMR	Function
PIN	Bit	PD13 i	2	1	0	1	OEL 0	TRG IOASEL	2	IOA 1	0	PWM	Function
	Dit.	0	X	X	Х	X	X	0	X	X	X	Х	Input port (1)
		1	Х	Х	Х	Х	Х	0	Х	X	Х	X	Output port
		0	0	0	0	1	0	0	Х	Х	Х	Х	A/D converter input (AN16) (1)
Port P13_4 AN16	i = 4	0	Х	Х	Х	Х	Х	1	1	Х	X	0	Timer mode (input capture function) (1)
TRGIOA		Х	Х	Х	Х	Х	Х	1	Х	Х	Х	1	PWM mode waveform output
		х	х	х	Х	х	х	1	0	1	1 X	0	Timer mode waveform output (output compare function)
	Register	PD13			DINS			TRGPSR	Т	RGC		TRGMR	
Pin	. logiotoi	. 5.0		СН		ADG	SEL	TRG		TCK		1455	Function
	Bit	PD13_i	2	1	0	1	0	CLKA SEL	2	1	0	MDF	
		0	Х	Х	Χ	Х	Х	0	Х	Х	Х	Х	Input port (1)
		1	Х	Χ	Χ	Х	Х	0	Χ	Χ	Χ	Х	Output port
Port P13 5		0	0	0	1	1	0	0	Х	Х	Х	Х	A/D converter input (AN17) (1)
_	i = 5	Х	Х	х	Х	Х	Х	1	1	0	1	0	TRGCLKA input (other than phase-counting mode) (1)
		Х	Х	х	Х	Х	х	1	Х	х	Х	1	TRGCLKA input (phase-counting mode) (1)
	Register	PD13	D13 ADINSE					TRGPSR	TI	RGIC	R		
Pin	Bit	PD13 i	CH /		ADGSEL 1 0		TRG IOBSEL	1OB 2 1 0			Function		
	DIL	0	X	Х	X	X	X	0	X	X	X		Input port (1)
		1	Х	Х	Х	Х	Х	0	X	X	Х		Output port
Port P13_6		0	0	1	0	1	0	0	X	Х	X		A/D converter input (AN18) (1)
AN18 TRGIOB	i = 6	0	Х	Х	Х	Х	Х	1	1	Х	X		Timer mode (input capture function) (1)
		Х	х	Х	Х	Х	х	1	0	0	1 X		Timer mode waveform output (output compare function)
				Al	OINS	SEL		TRGPSR	Т	RGC	R	TRGMR	
Pin	Register	PD13		CH		ADG	SEL	TRG		TCK			Function
PIII	Bit	PD13_i	2	1	0	1	0	CLKB SEL	2	1	0	MDF	Function
		0	Х	Х	Χ	Х	Х	0	Χ	Х	Χ	Х	Input port (1)
		1	Х	Х	Χ	Х	Х	0	Χ	Χ	Χ	Х	Output port
Port P13_7		0	0	1	1	1	0	0	Χ	Х	Χ	Х	A/D converter input (AN19) (1)
AN19 TRGCLKB	i = 7	0	Х	Х	X	Х	Х	1	1	1	1	0	TRGCLKB input (other than phase-counting mode) (1)
		0	Х	Х	Х	Х	Х	1	Х	х	Х	1	TRGCLKB input (phase-counting mode) (1)

Note:

1. Pulled up by setting the corresponding bit in the P13PUR register to 1.

### 6.7 Unassigned Pin Handling

Table 6.25 lists Unassigned Pin Handling.

Table 6.25 Unassigned Pin Handling

Pin Name	Connection
Ports P0 to P4, P5_0 to P5_3,	After setting to input mode, connect each pin to VSS via a resistor
P6 to P11, 12_0 to P12_3, P13	(pull-down) or connect each pin to VCC via a resistor (pull-up). (2)
	After setting to output mode, leave these pins open. (1, 2)
XCOUT	Open
XCIN, VL1	Connect to VCC via a pull-up resistor. (2)
VREF, VL2 to VL4	Connect to VCC.
WKUP0 (3)	Connect to VSS. (3)

- 1. If these ports are set to output mode and left open, they remain in input mode until they are switched to output mode by a program. The voltage level of these pins may be undefined and the power current may increase while the ports remain in input mode.
  - The content of the direction registers may change due to noise or program runaway caused by noise. In order to enhance program reliability, the program should periodically repeat the setting of the direction registers.
- 2. Connect these unassigned pins to the MCU using the shortest wire length (2 cm or less) possible.
- 3. When power-off mode is not used.




Figure 6.6 Unassigned Pin Handling

### 7. Bus

The bus cycles differ when accessing ROM/RAM and when accessing SFR.

Table 7.1 lists the Bus Cycles by Access Area.

ROM/RAM and SFR are connected to the CPU by an 8-bit bus. When accessing in word (16-bit) units, these areas are accessed twice in 8-bit units.

Table 7.2 shows Access Units and Bus Operations.

Table 7.1 Bus Cycles by Access Area

Access Area	Bus Cycle
SFR/Data flash	2 cycles of CPU clock
Program ROM/RAM	1 cycle of CPU clock

### Note:

1. Data flash is provided only in the following four: the R8C/L35A Group, L36A Group, L38A Group, and L3AA Group.

Table 7.2 Access Units and Bus Operations

Area	SFR, Data flash	ROM (program ROM), RAM
Even address Byte access	CPU clock	CPU clock
	Address X Even X	Address Even
	Data X Data X	Data \times \tim
Odd address Byte access	CPU clock	CPU clock
	Address \ Odd \	Address X Odd X
	Data X Data X	Data \times \tim
Even address Word access	CPU clock	CPU clock
	Address X Even X Even + 1 X	Address X Even X Even + 1 X
	Data \times \tim	Data \times \tim
Odd address Word access	CPU clock	CPU clock
	Address \ Odd \ Odd + 1 \	Address X Odd X Odd + 1 X
	Data \times Data \times Data	Data \times Data \times Data \times Data

However, only the following SFRs are connected with the 16-bit bus:

Interrupts: Each interrupt control register

Timer RC: Registers TRC, TRCGRA, TRCGRB, TRCGRC, and TRCGRD

Timer RD: Registers TRDi (i = 0 or 1), TRDGRAi, TRDGRBi, TRDGRCi, and TRDGRDi

Timer RG: Registers TRG, TRGGRA, and TRGGRB

SSU: Registers SSTDR, SSTDRH, SSRDR, and SSRDRH

UART2: Registers U2MR, U2BRG, U2TB, U2C0, U2C1, U2RB, U2SMR5, U2SMR4, U2SMR3, U2SMR2,

and U2SMR

A/D converter: Registers AD0, AD1, AD2, AD3, AD4, AD5, AD6, AD7, ADMOD, ADINSEL, ADCON0,

and ADCON1

D/A converter: Registers DA0 and DA1

Address match interrupt: Registers RMAD0, AIER0, RMAD1, and AIER1

Therefore, they are accessed once in 16-bit units. The bus operation is the same as "Area: SFR, Data flash, Even

address Byte Access" in Table 7.2 Access Units and Bus Operations, and 16-bit data is accessed at a time.

## 8. Clock Generation Circuit

The following five circuits are incorporated in the clock generation circuit:

- XIN clock oscillation circuit
- XCIN clock oscillation circuit
- · Low-speed on-chip oscillator
- Low-speed on-chip oscillator for the watchdog timer

### 8.1 Introduction

Table 8.1 lists the Specification Overview of Clock Generation Circuit. Figure 8.1 shows the Clock Generation Circuit and Figure 8.2 shows the Peripheral Function Clock.

Table 8.1 Specification Overview of Clock Generation Circuit

Item	XIN Clock Oscillation Circuit	XCIN Clock Oscillation Circuit	Low-Speed On-Chip Oscillator	Low-Speed On-Chip Oscillator for Watchdog Timer
Applications	CPU clock source     Peripheral function clock source	CPU clock source     Peripheral function clock source	CPU clock source     Peripheral function clock source     CPU and peripheral function clock source when XIN clock stops oscillating	Watchdog timer clock source
Clock frequency	0 to 20 MHz	32.768 kHz	Approx. 125 kHz	Approx. 125 kHz
Connectable oscillator	Ceramic resonator     Crystal oscillator	Crystal oscillator	_	_
Oscillator connect pins	XIN, XOUT (1)	XCIN, XCOUT	(1)	_
Oscillation stop, restart function	Usable	Usable	Usable	Usable
Oscillator status after reset	Stop	Oscillate	Oscillate	Stop <sup>(3)</sup> Oscillate <sup>(4)</sup>
Others	Externally generated clock can be input (2)	Externally generated clock can be input     On-chip feedback resistor Rf (connected/ not connected selectable)	_	

### Notes:

- 1. These pins can be used as P12\_0 and P12\_1 when using the on-chip oscillator clock as the CPU clock while the XIN clock oscillation circuit and the XCIN clock oscillation circuit are not used.
  - The P12\_0 pin is shared with the XIN pin, and the P12\_1 pin is shared with the XOUT pin. These pins cannot be used as I/O ports when using the XIN clock.
- 2. To input an external clock, set the CM05 bit in the CM0 register to 1 (XIN clock stops), the CM11 bit in the CM1 register to 1 (on-chip feedback resistor enabled), and the CM13 bit to 0 (I/O ports).
- 3. This applies when the CSPROINI bit in the OFS register is set to 1 (count source protection mode disabled after reset).
- 4. This applies when the CSPROINI bit in the OFS register is set to 0 (count source protection mode enabled after reset).




Figure 8.1 Clock Generation Circuit




Figure 8.2 Peripheral Function Clock

# 8.2 Registers

# 8.2.1 System Clock Control Register 0 (CM0)

Address 0006h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	CM07	CM06	CM05	CM04	CM03	CM02	CM01	_
After Reset	0	0	1	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	_	Reserved bit	Set to 0.	R/W
b1 b2	CM01 CM02	Peripheral function clock stop bit in wait mode	0 0: Peripheral function clock does not stop in wait mode 0 1: Clocks f1 to f32 stop in wait mode 1 0: Clocks f1 to f32 and fC stop in wait mode 1 1: Clocks f1 to f32, fC, and fC-LCD stop in wait mode	R/W R/W
b3	CM03	XCIN clock stop bit <sup>(6)</sup>	0: XCIN clock oscillates 1: XCIN clock stops	R/W
b4	CM04	XCIN external clock input enable bit	External clock input disabled     External clock input enabled	R/W
b5	CM05	XIN clock (XIN-XOUT) stop bit (1, 3)	0: XIN clock oscillates 1: XIN clock stops <sup>(2)</sup>	R/W
b6	CM06	CPU clock division select bit 0 (4)	0: Bits CM16 and CM17 in CM1 register enabled 1: Divide-by-8 mode	R/W
b7	CM07	System clock select bit (5)	XIN clock or on-chip oscillator clock     XCIN clock	R/W

#### Notes:

- 1. The CM05 bit can be used to stop the XIN clock when the system clock is other than the XIN clock. This bit cannot be used to detect whether the XIN clock has stopped. To stop the XIN clock, set the bits in the following order:
  - (a) Set bits OCD1 to OCD0 in the OCD register to 00b.
  - (b) Set the OCD2 bit to 1 (on-chip oscillator clock selected).
- 2. During external clock input, only the clock oscillation buffer stops and clock input is acknowledged.
- 3. Only when the CM05 bit to 1 (XIN clock stops) and the CM07 bit is set to 1 (XCIN clock), P12\_0 and P12\_1 can be used as I/O ports.
  - The P12\_0 pin is shared with the XIN pin, and the P12\_1 pin is shared with the XOUT pin. These pins cannot be used as I/O ports when using the XIN clock.
- 4. When the MCU enters stop mode, the CM06 bit is set to 1 (divide-by-8 mode).
- 5. Set the CM07 bit to 1 (XCIN clock) from 0 after allowing the XCIN clock oscillation to stabilize.
- 6. To use the XCIN clock, set the CM03 bit to 1 once and then set it to 0 (XCIN clock oscillates) after turning on the power. To use the VL1 internally-generated voltage in the LCD drive control circuit, set the LVURS bit in the LCR1 register to 1 (VL1 internally-generated voltage) after the above setting.

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the CM0 register.

hΛ

# 8.2.2 System Clock Control Register 1 (CM1)

Address 0007h

Bit b7 b6 b5 b4 b

DIL	D7	DO	DJ.	D <del>4</del>	DO	UZ	D I	DU
Symbol	CM17	CM16	_	CM14	CM13	CM12	CM11	CM10
After Reset	0	0	1	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	CM10	All clock stop control bit (2)	0: Clock oscillates 1: All clocks stop (stop mode)	R/W
b1	CM11	XIN-XOUT on-chip feedback resistor select bit	On-chip feedback resistor enabled     On-chip feedback resistor disabled	R/W
b2	CM12	XCIN-XCOUT on-chip feedback resistor select bit	On-chip feedback resistor enabled     On-chip feedback resistor disabled	R/W
b3	CM13	Port/XIN-XOUT switch bit (4, 5)	0: I/O ports P12_0 and P12_1 1: XIN-XOUT pin	R/W
b4	CM14	Low-speed on-chip oscillator oscillation stop bit (3)	0: Low-speed on-chip oscillator on 1: Low-speed on-chip oscillator off	R/W
b5	_	Reserved bit	Set to 1.	R/W
b6	CM16	CPU clock division select bit 1 (1)	b7 b6 0 0: No division mode	R/W
b7	CM17		0 1: Divide-by-2 mode 1 0: Divide-by-4 mode 1 1: Divide-by-16 mode	R/W

### Notes:

- 1. When the CM06 bit is set to 0, bits CM16 and CM17 are enabled.
- 2. When the CM10 bit is set to 1 (stop mode), the on-chip feedback resistor is disabled.
- 3. When the OCD2 bit is set to 0 (XIN clock selected), the CM14 bit can be set to 1 (low-speed on-chip oscillator off). When the OCD2 bit is set to 1 (on-chip oscillator clock selected), the CM14 bit is set to 0 (low-speed on-chip oscillator on). It remains unchanged even if 1 is written to it.
- 4. To use P12\_0 and P12\_1 as input ports, set the CM13 bit to 0 (I/O ports), the CM05 bit in the CM0 register to 1 (XIN clock stops), and the CM07 bit to 1 (XCIN clock).
  - To use as external clock input, set the CM13 bit to 0 (I/O ports), the CM05 bit to 1 (XIN clock oscillates), the CM07 bit to 0 (XIN clock). When the PD12\_0 bit in the PD12 register is further set to 0 (input mode), an external clock can be input. XOUT can be used as the input port P12\_1 at this time.
  - The P12\_0 pin is shared with the XIN pin, and the P12\_1 pin is shared with the XOUT pin. These pins cannot be used as I/O ports when using the XIN clock.
- 5. Once the CM13 bit is set to 1 by a program, it cannot be set to 0.

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the CM1 register.

# 8.2.3 System Clock Control Register 3 (CM3)

Address 0009h Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol **CM37 CM36 CM35 CM30** n n n After Reset n 0 0 0 n

Bit	Symbol	Bit Name	Function	R/W
b0	CM30	Wait control bit (1)	0: Other than wait mode 1: MCU enters wait mode	R/W
b1	_	Nothing is assigned. If necessary, se	et to 0. When read, the content is 0.	_
b2	_		10	5.44
b3	_	Reserved bits	Set to 0.	R/W
b4	_			
b5	CM35	CPU clock division ratio select bit when exiting wait mode (2)	O: Following settings are enabled: CM06 bit in CM0 register Bits CM16 and CM17 in CM1 register  1: No division	R/W
b6 b7	CM36 CM37	System clock select bit when exiting wait or stop mode	b7 b6 0 0: MCU exits with the CPU clock used immediately before entering wait or stop mode 0 1: Do not set. 1 0: Do not set. 1 1: XIN clock selected (3)	R/W R/W

### Notes:

- 1. When the MCU exits wait mode by a peripheral function interrupt, the CM30 bit is set to 0 (other than wait mode).
- 2. Set the CM35 bit to 0 in stop mode. When the MCU enters wait mode, if the CM35 bit is set to 1 (no division), the CM06 bit in the CM0 register is set to 0 (bits CM16 and CM17 enabled) and bits CM17 and CM16 in the CM1 register is set to 00b (no division mode).
- 3. When bits CM37 to CM36 are set to 11b (XIN clock selected), the following will be set when the MCU exits wait mode or stop mode.
  - OM05 bit in OM0 register = 1 (XIN clock oscillates)
  - OM13 bit in OM1 register = 1 (XIN-XOUT pin)
  - OCD2 bit in OCD register = 0 (XIN clock selected)

When the MCU enters wait mode while the CM05 bit in the CM0 register is 1 (XIN clock stops), if the XIN clock is selected as the CPU clock when exiting wait mode, set the CM06 bit to 1 (divide-by-8 mode) and the CM35 bit to 0.

However, if an externally generated clock is used as the XIN clock, do not set bits CM37 to CM36 to 11b (XIN clock selected).

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the CM3 register.

## CM30 bit (Wait Control Bit)

When the CM30 bit is set to 1 (MCU enters wait mode), the CPU clock stops (wait mode). Since the XIN clock, XCIN clock, and the on-chip oscillator clock do not stop, the peripheral functions using these clocks continue operating. To set the CM30 bit to 1, set the I flag to 0 (maskable interrupt disabled).

The MCU exits wait mode by a reset or peripheral function interrupt. When the MCU exits wait mode by a peripheral function interrupt, it resumes executing the instruction immediately after the instruction to set the CM30 bit to 1.

When the MCU enters wait mode with the WAIT instruction, make sure to set the I flag to 1 (maskable interrupt enabled). With this setting, interrupt handling is performed by the CPU when the MCU exits wait mode.

# 8.2.4 Oscillation Stop Detection Register (OCD)

Address 000Ch

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_	_	_	OCD3	OCD2	OCD1	OCD0	
After Reset	0	0	0	0	0	1	0	0	•

Bit	Symbol	Bit Name	Function	R/W
b0	OCD0	Oscillation stop detection enable bit (6)	Oscillation stop detection function disabled (1)     Socillation stop detection function enabled	R/W
b1	OCD1	Oscillation stop detection interrupt enable bit	0: Disabled <sup>(1)</sup> 1: Enabled	R/W
b2	OCD2	On-chip oscillator clock select bit (3)	0: XIN clock selected <sup>(6)</sup> 1: On-chip oscillator clock selected <sup>(2)</sup>	R/W
b3	OCD3	Clock monitor bit (4, 5)	0: XIN clock oscillates 1: XIN clock stops	R
b4	_	Reserved bits	Set to 0.	R/W
b5	_			
b6	_			
b7	_			

#### Notes:

- 1. Set bits OCD1 to OCD0 to 00b before the MCU enters stop mode or low-speed on-chip oscillator mode (XIN clock stops).
- 2. When the OCD2 bit is set to 1 (on-chip oscillator clock selected), the CM14 bit is set to 0 (low-speed on-chip oscillator on).
- 3. The OCD2 bit is automatically set to 1 (on-chip oscillator clock selected) when the XIN clock oscillation stop is detected while bits OCD1 to OCD0 are set to 11b. When the OCD3 bit is set to 1 (XIN clock stops), the OCD2 bit remains unchanged even if 0 (XIN clock selected) is written to it.
- 4. The OCD3 bit is enabled when the OCD0 bit is set to 1 (oscillation stop detection function enabled).
- 5. The OCD3 bit remains 0 (XIN clock oscillates) when bits OCD1 to OCD0 are set to 00b.
- 6. Refer to **9.7.1 How to Use Oscillation Stop Detection Function** for the switching procedure when the XIN clock re-oscillates after detecting an oscillation stop.

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the OCD register.

The clocks generated by the clock generation circuits are described below.

### 8.3 XIN Clock

The XIN clock is supplied by the XIN clock oscillation circuit. This clock is used as the clock source for the CPU and peripheral function clocks. The XIN clock oscillation circuit is configured by connecting a resonator between pins XIN and XOUT. The XIN clock oscillation circuit includes an on-chip feedback resistor, which is disconnected from the oscillation circuit in stop mode in order to reduce the amount of power consumed by the chip. The XIN clock oscillation circuit may also be configured by feeding an externally generated clock to the XOUT pin.

Figure 8.3 shows Examples of XIN Clock Connection Circuit.


During and after reset, the XIN clock stops.

After setting the CM13 bit in the CM1 register to 1 (XIN-XOUT pin), the XIN clock starts oscillating when the CM05 bit in the CM0 register is set to 0 (XIN clock oscillates).

After the XIN clock oscillation stabilizes, the XIN clock is used as the CPU clock source by setting the OCD2 bit in the OCD register to 0 (XIN clock selected).

The power consumption can be reduced by setting the CM05 bit in the CM0 register to 1 (XIN clock stops) by setting the OCD2 bit is to 1 (on-chip oscillator clock selected).

In stop mode, all clocks including the XIN clock stop. Refer to 9. Power Control for details.



If the oscillator manufacturer's datasheet specifies that a feedback resistor be added to the chip externally, insert a feedback resistor between XIN and XOUT following the instructions.

Figure 8.3 Examples of XIN Clock Connection Circuit

#### 8.4 **On-Chip Oscillator Clock**

The on-chip oscillator clock is supplied by the on-chip oscillator (low-speed on-chip oscillator).

#### 8.4.1 **Low-Speed On-Chip Oscillator Clock**

The clock generated by the low-speed on-chip oscillator is used as the clock source for the CPU clock, and peripheral function clock (fOCO-S, and fOCO128).

After a reset, the on-chip oscillator clock generated by the low-speed on-chip oscillator divided by 1 (no division) is selected as the CPU clock.

If the XIN clock stops oscillating when bits OCD1 to OCD0 in the OCD register are set to 11b, the low-speed on-chip oscillator automatically starts operating and supplies the necessary clock for the MCU.

The frequency of the low-speed on-chip oscillator varies depending on the supply voltage and the operating ambient temperature. Application products must be designed with sufficient margin to allow for frequency changes.

### 8.5 XCIN Clock

The XCIN clock is supplied by the XCIN clock oscillation circuit. This clock is used as the clock source for the CPU and peripheral function clocks. The XCIN clock oscillation circuit is configured by connecting a crystal oscillator between pins XCIN and XCOUT. The XCIN clock oscillation circuit includes an on-chip a feedback resistor, which is disconnected from the oscillation circuit in stop mode in order to reduce the amount of power consumed by the chip. The XCIN clock oscillation circuit may also be configured by feeding an externally generated clock to the XCIN pin.

Figure 8.4 shows Examples of XCIN Clock Connection Circuits.

Bits CM04 to CM03 in the CM0 register are set to 00b (external clock input disabled, XCIN clock oscillates) by reset and the XCIN clock starts oscillating (with the on-chip feedback resistor enabled). After the XCIN clock oscillation stabilizes following reset, the XCIN clock is used as the CPU clock source by setting the CM07 bit in the CM07 register to 1 (XCIN clock).

When the CM03 bit is set to 1 (XCIN clock stops), the XCIN clock stops.

When bits CM04 to CM03 are set to 10b (external clock input enabled, XCIN clock oscillates), an externally generated clock can also be input to the XCIN pin. Leave the XCOUT pin open at this time.

This MCU has an on-chip feedback resistor, which can be disabled/enabled by the CM12 bit in the CM1 register. To use the XCIN clock, set the CM03 bit to 1 once and then set it to 0 (XCIN clock oscillates).

To use the VL1 internally-generated voltage in the LCD drive control circuit, set the LVURS bit in the LCR1 register to 1 (VL1 internally-generated voltage) after the above setting. When the XCIN clock is not used, set bits CM04 to CM03 to 01b (external clock input disabled, XCIN clock stops) and the CM12 bit to 1 (on-chip feedback resistor disabled).

In stop mode, all clocks including the XCIN clock stop. Refer to 9. Power Control for details.




Figure 8.4 Examples of XCIN Clock Connection Circuits

## 8.6 CPU Clock and Peripheral Function Clock

There are a CPU clock to operate the CPU and a peripheral function clock to operate the peripheral functions. (Refer to **Figure 8.1 Clock Generation Circuit.**)

## 8.6.1 System Clock

The system clock is the clock source for the CPU and peripheral function clocks. The XIN clock, XCIN clock, or on-chip oscillator clock can be selected.

### 8.6.2 CPU Clock

The CPU clock is an operating clock for the CPU and the watchdog timer.

The system clock divided by 1 (no division), 2, 4, 8, or 16 is used as the CPU clock. The division ratio can be selected by the CM06 bit in the CM0 register and bits CM16 and CM17 in the CM1 register.

Use the XCIN clock while the XCIN clock oscillation stabilizes.

After a reset, the low-speed on-chip oscillator clock divided by 1 (no division) is used as the CPU clock.

When the MCU enters stop mode, the CM06 bit is set to 1 (divide-by-8 mode). To enter stop mode, set the CM35 bit in the CM3 register to 0 (settings of CM06 in CM0 register and bits CM16 and CM17 in CM1 register enabled).

## 8.6.3 Peripheral Function Clock (f1, f2, f4, f8, and f32)

The peripheral function clock is an operating clock for the peripheral functions.

The fi (i = 1, 2, 4, 8, and 32) clock is generated by the system clock divided by i. It is used for timers RA, RB, RC, RD, RE, RG, the serial interface, the A/D converter, and the LCD waveform control circuit.

When the MCU enters wait mode after bits CM02 to CM01 in the CM0 register are set to 01, 10, or 11, the fi clock stops.

### 8.6.4 fOCO-S

This clock is generated by the low-speed on-chip oscillator and supplied by setting the CM14 bit to 0 (low-speed on-chip oscillator on).

In wait mode, the fOCO-S clock does not stop.

### 8.6.5 fOCO128

fOCO128 clock is generated by fOCO-S divided by 128.

fOCO128 is configured as the capture signal used in the TRCGRA register for timer RC and timer RD0 for timer RD.

## 8.6.6 fC-LCD

fC-LCD is used in the LCD waveform control circuit.

Use this clock only while the XCIN clock oscillation stabilizes.

#### fC, fC2, fC4, and fC32 8.6.7

fC, fC2, fC4, and fC32 are used for timers RA, RD, RE and the serial interface.

Use theses clocks while the XCIN clock oscillation stabilizes.

#### 8.6.8 **fOCO-WDT**

fOCO-WDT is an operating clock for the watchdog timer.

This clock is generated by the low-speed on-chip oscillator for the watchdog timer and supplied by setting the CSPRO bit in the CSPR register to 1 (count source protection mode enabled).

In count source protection mode for the watchdog timer, the fOCO-WDT clock does not stop.

## 8.7 Oscillation Stop Detection Function

The oscillation stop detection function detects the stop of the XIN clock oscillating circuit.

The oscillation stop detection function can be enabled and disabled by the OCD0 bit in the OCD register.

Table 8.2 lists the Specifications of Oscillation Stop Detection Function.

When the XIN clock is the CPU clock source and bits OCD1 to OCD0 are set to 11b, the MCU is placed in the following states if the XIN clock stops.

- OCD2 bit in OCD register = 1 (on-chip oscillator clock selected)
- OCD3 bit in OCD register = 1 (XIN clock stops)
- CM14 bit in CM1 register = 0 (low-speed on-chip oscillator on)
- Oscillation stop detection interrupt request is generated

Table 8.2 Specifications of Oscillation Stop Detection Function

Item	Specification
Oscillation stop detection clock and frequency bandwidth	f(XIN) ≥ 2 MHz
Condition for enabling the oscillation stop detection function	Bits OCD1 to OCD0 are set to 11b.
Operation at oscillation stop detection	Oscillation stop detection interrupt generation


## 8.7.1 How to Use Oscillation Stop Detection Function

- The oscillation stop detection interrupt shares a vector with the watchdog timer interrupt. To use the oscillation stop detection interrupt and watchdog timer interrupt, the interrupt source needs to be determined. Table 8.3 lists the Determination of Interrupt Sources for Oscillation Stop Detection or Watchdog Timer. Figure 8.6 shows an Example of Determining Interrupt Sources for Oscillation Stop Detection or Watchdog Timer.
- When the XIN clock restarts after oscillation stop, switch the XIN clock to the clock source for the CPU clock and the peripheral functions by a program.

  Figure 8.5 shows the Procedure for Switching Low-Speed On-Chip Oscillator to XIN Clock.
- To enter wait mode while the oscillation stop detection function is used, set bits CM02 to CM1 to 00 (peripheral function clock does not stop in wait mode).
- Since the oscillation stop detection function is a function for cases where the XIN clock is stopped by an external cause, set bits OCD1 to OCD0 to 00b to stop or start the XIN clock by a program (select stop mode or change the CM05 bit).
- This function cannot be used when the XIN clock frequency is below 2 MHz. In this case, set bits OCD1 to OCD0 to 00b.
- To use the low-speed on-chip oscillator clock as the clock source for the CPU clock and the peripheral functions after detecting the oscillation stop, set bits OCD1 to OCD0 to 11b.

Table 8.3 Determination of Interrupt Sources for Oscillation Stop Detection or Watchdog Timer

Generated Interrupt Source	Bit Indicating Interrupt Source			
Oscillation stop detection	(a) OCD3 bit in OCD register = 1			
(when (a) or (b))	(b) Bits OCD1 to OCD0 in OCD register = 11b and OCD2 bit = 1			
Watchdog timer	VW2C3 bit in VW2C register = 1			



Procedure for Switching Low-Speed On-Chip Oscillator to XIN Clock Figure 8.5




Figure 8.6 **Example of Determining Interrupt Sources for Oscillation Stop Detection or Watchdog Timer** 

#### 8.8 **Notes on Clock Generation Circuit**

#### 8.8.1 **Oscillation Stop Detection Function**

Since the oscillation stop detection function cannot be used when the XIN clock frequency is below 2 MHz, set bits OCD1 to OCD0 to 00b.

#### 8.8.2 **Oscillation Circuit Constants**

Consult the oscillator manufacturer to determine the optimal oscillation circuit constants for the user system.

#### 8.8.3 **XCIN Clock**

To use the XCIN clock, set the CM03 bit to 1 once and then set it to 0 (XCIN clock oscillates). To use the VL1 internally-generated voltage in the LCD drive control circuit, set the LVURS bit in the LCR1 register to 1 (VL1 internally-generated voltage) after the above setting.

#### 8.8.4 Notes on Using Pins P12 0 and P12 1

The P12\_0 pin is shared with the XIN pin, and the P12\_1 pin is shared with the XOUT pin. These pins cannot be used as I/O ports when using the XIN clock.

# 9. Power Control

## Note =

The description offered in this chapter is based on the R8C/L3AA Group and the R8C/L3AB Group. For other groups, refer to 1.1.2 Differences between Groups.

## 9.1 Introduction

There are four power control modes. All modes other than wait mode, stop mode, and power-off mode are referred to as standard operating mode.

Table 9.1 lists each mode. Figure 9.1 shows the State Transitions in Power Control Mode.

**Table 9.1** Power Control

	Mode	Operation		
Standard operating	High-speed clock	The CPU and peripheral functions operate.		
mode	Low-speed clock			
	Low-speed on-chip oscillator			
Wait mode		The CPU stops and peripheral functions operate.		
Stop mode		The CPU and peripheral functions stop (oscillation stops).		
Power-off mode		Functions other than the low-speed clock and timer RE stop or all functions stop.		




Figure 9.1 State Transitions in Power Control Mode

# 9.2 Registers

# 9.2.1 System Clock Control Register 0 (CM0)

Address 0006h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	CM07	CM06	CM05	CM04	CM03	CM02	CM01	_
After Reset	0	0	1	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	_	Reserved bit	Set to 0.	R/W
b1 b2	CM01 CM02	Peripheral function clock stop bit in wait mode	0 0: Peripheral function clock does not stop in wait mode 0 1: Clocks f1 to f32 stop in wait mode 1 0: Clocks f1 to f32 and fC stop in wait mode 1 1: Clocks f1 to f32, fC, and fC-LCD stop in wait mode	R/W R/W
b3	CM03	XCIN clock stop bit <sup>(6)</sup>	0: XCIN clock oscillates 1: XCIN clock stops	R/W
b4	CM04	XCIN external clock input enable bit	External clock input disabled     External clock input enabled	R/W
b5	CM05	XIN clock (XIN-XOUT) stop bit (1, 3)	0: XIN clock oscillates 1: XIN clock stops <sup>(2)</sup>	R/W
b6	CM06	CPU clock division select bit 0 (4)	0: Bits CM16 and CM17 in CM1 register enabled 1: Divide-by-8 mode	R/W
b7	CM07	System clock select bit (5)	XIN clock or on-chip oscillator clock     XCIN clock	R/W

#### Notes:

- 1. The CM05 bit can be used to stop the XIN clock when the system clock is other than the XIN clock. This bit cannot be used to detect whether the XIN clock has stopped. To stop the XIN clock, set the bits in the following order:
  - (a) Set bits OCD1 to OCD0 in the OCD register to 00b.
  - (b) Set the OCD2 bit to 1 (on-chip oscillator clock selected).
- 2. During external clock input, only the clock oscillation buffer stops and clock input is acknowledged.
- 3. Only when the CM05 bit to 1 (XIN clock stops) and the CM07 bit is set to 1 (XCIN clock), P12\_0 and P12\_1 can be used as I/O ports.
  - The P12\_0 pin is shared with the XIN pin, and the P12\_1 pin is shared with the XOUT pin. These pins cannot be used as I/O ports when using the XIN clock.
- 4. When the MCU enters stop mode, the CM06 bit is set to 1 (divide-by-8 mode).
- 5. Set the CM07 bit to 1 (XCIN clock) from 0 after allowing the XCIN clock oscillation to stabilize.
- 6. To use the XCIN clock, set the CM03 bit to 1 once and then set it to 0 (XCIN clock oscillates) after turning on the power. To use the VL1 internally-generated voltage in the LCD drive control circuit, set the LVURS bit in the LCR1 register to 1 (VL1 internally-generated voltage) after the above setting.

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the CM0 register.

# 9.2.2 System Clock Control Register 1 (CM1)

Address 0007h

Bit b7 b6 b5

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	CM17	CM16	_	CM14	CM13	CM12	CM11	CM10
fter Reset	0	0	1	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	CM10	All clock stop control bit (2)	0: Clock oscillates 1: All clocks stop (stop mode)	R/W
b1	CM11	XIN-XOUT on-chip feedback resistor select bit	On-chip feedback resistor enabled     On-chip feedback resistor disabled	R/W
b2	CM12	XCIN-XCOUT on-chip feedback resistor select bit	On-chip feedback resistor enabled     On-chip feedback resistor disabled	R/W
b3	CM13	Port/XIN-XOUT switch bit (4, 5)	0: I/O ports P12_0 and P12_1 1: XIN-XOUT pin	R/W
b4	CM14	Low-speed on-chip oscillator oscillation stop bit <sup>(3)</sup>	0: Low-speed on-chip oscillator on 1: Low-speed on-chip oscillator off	R/W
b5	_	Reserved bit	Set to 1.	R/W
b6	CM16	CPU clock division select bit 1 (1)	b7 b6 0 0: No division mode	R/W
b7	CM17		0 1: Divide-by-2 mode 1 0: Divide-by-4 mode 1 1: Divide-by-16 mode	R/W

### Notes:

- 1. When the CM06 bit is set to 0, bits CM16 and CM17 are enabled.
- 2. When the CM10 bit is set to 1 (stop mode), the on-chip feedback resistor is disabled.
- 3. When the OCD2 bit is set to 0 (XIN clock selected), the CM14 bit can be set to 1 (low-speed on-chip oscillator off). When the OCD2 bit is set to 1 (on-chip oscillator clock selected), the CM14 bit is set to 0 (low-speed on-chip oscillator on). It remains unchanged even if 1 is written to it.
- 4. To use P12\_0 and P12\_1 as input ports, set the CM13 bit to 0 (I/O ports), the CM05 bit in the CM0 register to 1 (XIN clock stops), and the CM07 bit to 1 (XCIN clock).
  - To use as external clock input, set the CM13 bit to 0 (I/O ports), the CM05 bit to 1 (XIN clock oscillates), the CM07 bit to 0 (XIN clock). When the PD12\_0 bit in the PD12 register is further set to 0 (input mode), an external clock can be input. XOUT can be used as the input port P12\_1 at this time.
  - The P12\_0 pin is shared with the XIN pin, and the P12\_1 pin is shared with the XOUT pin. These pins cannot be used as I/O ports when using the XIN clock.
- 5. Once the CM13 bit is set to 1 by a program, it cannot be set to 0.

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the CM1 register.

# 9.2.3 System Clock Control Register 3 (CM3)

Address 0009h Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol **CM37 CM36 CM35 CM30** n n n After Reset n 0 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	CM30	Wait control bit (1)	0: Other than wait mode 1: MCU enters wait mode	R/W
b1	_	Nothing is assigned. If necessary, se	et to 0. When read, the content is 0.	_
b2	_			
b3	_	Reserved bits	Set to 0.	R/W
b4	_			
b5	CM35	CPU clock division ratio select bit when exiting wait mode <sup>(2)</sup>	0: Following settings are enabled: CM06 bit in CM0 register Bits CM16 and CM17 in CM1 register 1: No division	R/W
b6 b7	CM36 CM37	System clock select bit when exiting wait or stop mode	b7 b6 0 0: MCU exits with the CPU clock used immediately before entering wait or stop mode 0 1: Do not set. 1 0: Do not set. 1 1: XIN clock selected (3)	R/W R/W

### Notes:

- 1. When the MCU exits wait mode by a peripheral function interrupt, the CM30 bit is set to 0 (other than wait mode).
- 2. Set the CM35 bit to 0 in stop mode. When the MCU enters wait mode, if the CM35 bit is set to 1 (no division), the CM06 bit in the CM0 register is set to 0 (bits CM16 and CM17 enabled) and bits CM17 and CM16 in the CM1 register is set to 00b (no division mode).
- 3. When bits CM37 to CM36 are set to 11b (XIN clock selected), the following will be set when the MCU exits wait mode or stop mode.
  - OM05 bit in OM0 register = 1 (XIN clock oscillates)
  - OM13 bit in OM1 register = 1 (XIN-XOUT pin)
  - OCD2 bit in OCD register = 0 (XIN clock selected)

When the MCU enters wait mode while the CM05 bit in the CM0 register is 1 (XIN clock stops), if the XIN clock is selected as the CPU clock when exiting wait mode, set the CM06 bit to 1 (divide-by-8 mode) and the CM35 bit to 0.

However, if an externally generated clock is used as the XIN clock, do not set bits CM37 to CM36 to 11b (XIN clock selected).

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the CM3 register.

## CM30 bit (Wait Control Bit)

When the CM30 bit is set to 1 (MCU enters wait mode), the CPU clock stops (wait mode). Since the XIN clock, XCIN clock, and the on-chip oscillator clock do not stop, the peripheral functions using these clocks continue operating. To set the CM30 bit to 1, set the I flag to 0 (maskable interrupt disabled).

The MCU exits wait mode by a reset or peripheral function interrupt. When the MCU exits wait mode by a peripheral function interrupt, it resumes executing the instruction immediately after the instruction to set the CM30 bit to 1.

When the MCU enters wait mode with the WAIT instruction, make sure to set the I flag to 1 (maskable interrupt enabled). With this setting, interrupt handling is performed by the CPU when the MCU exits wait mode.

# 9.2.4 Oscillation Stop Detection Register (OCD)

Address 000Ch

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	OCD3	OCD2	OCD1	OCD0
After Reset	0	0	0	0	0	1	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	OCD0	Oscillation stop detection enable bit (6)	Oscillation stop detection function disabled (1)     Socillation stop detection function enabled	R/W
b1	OCD1	Oscillation stop detection interrupt enable bit	0: Disabled <sup>(1)</sup> 1: Enabled	R/W
b2	OCD2	On-chip oscillator clock select bit (3)	0: XIN clock selected <sup>(6)</sup> 1: On-chip oscillator clock selected <sup>(2)</sup>	R/W
b3	OCD3	Clock monitor bit (4, 5)	0: XIN clock oscillates 1: XIN clock stops	R
b4	_	Reserved bits	Set to 0.	R/W
b5	_			
b6	_			
b7	_			

### Notes:

- 1. Set bits OCD1 to OCD0 to 00b before the MCU enters stop mode or low-speed on-chip oscillator mode (XIN clock stops).
- 2. When the OCD2 bit is set to 1 (on-chip oscillator clock selected), the CM14 bit is set to 0 (low-speed on-chip oscillator on).
- 3. The OCD2 bit is automatically set to 1 (on-chip oscillator clock selected) when the XIN clock oscillation stop is detected while bits OCD1 to OCD0 are set to 11b. When the OCD3 bit is set to 1 (XIN clock stops), the OCD2 bit remains unchanged even if 0 (XIN clock selected) is written to it.
- 4. The OCD3 bit is enabled when the OCD0 bit is set to 1 (oscillation stop detection function enabled).
- 5. The OCD3 bit remains 0 (XIN clock oscillates) when bits OCD1 to OCD0 are set to 00b.
- 6. Refer to **9.7.1 How to Use Oscillation Stop Detection Function** for the switching procedure when the XIN clock re-oscillates after detecting an oscillation stop.

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the OCD register.

# 9.2.5 Voltage Detect Register 2 (VCA2)

Address	0034h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	VCA20
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	VCA20	Internal power low consumption	0: Low consumption disabled	R/W
		enable bit <sup>(1)</sup>	1: Low consumption enabled (2)	
b1	_	Reserved bits	Set to 0.	R/W
b2	_			
b3	_			
b4	_			
b5	_			
b6	_			
b7	_			

### Notes:

- 1. Use the VCA20 bit only when the MCU enters wait mode. To set the VCA20 bit, follow the procedure shown in Figure 10.7 Handling Procedure for Reducing Internal Power Consumption Using VCA20 Bit.
- 2. When the VCA20 bit is set to 1 (low consumption enabled), do not set the CM10 bit in the CM1 register to 1 (stop mode).

Set the PRC3 bit in the PRCR register to 1 (write enabled) before rewriting the VCA2 register.

# 9.2.6 Power-Off Mode Control Register 0 (POMCR0)

Address 0020h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	POM07	POM06	POM05	POM04	POM03	POM02	POM01	POM00
After Reset	Х	0	0	0	0	0	0	0

Initial write: Selection of the pin status in power-off mode and the exit methods

Bit	Symbol	Bit Name	Function	R/W
b0	POM00	Power-off mode select bit	0: Power-off 0 (all functions stop)	W
			1: Power-off 1 (timer RE enabled)	
b1	POM01	Reserved bits	Set to 0.	W
b2	POM02			
b3	POM03	WKUP1 input enable bit	0: Input disabled	W
		·	1: Input enabled	
b4	POM04	Reserved bits	Set to 0.	W
b5	POM05	]		
b6	POM06	]		
b7	POM07			

Second to fifth write: Entering power-off mode

Bit	Function	R/W
b7 to b0	Write 88h, 15h, 92h, and 25h successively.	W

### Read

Bit	Symbol	Bit Name	Function	R/W
b0	POM00	WKUP0 source power-off exit flag	0: Undetected 1: Detected	R
b1	POM01	WKUP1 source power-off exit flag	0: Undetected 1: Detected	R
b2	_	Nothing is assigned. When read, the	content is undefined.	R
b3	_			
b4	_			
b5	_			
b6	POM06	Timer RE source power-off exit flag	0: Undetected 1: Detected	R
b7	_	Nothing is assigned. When read, the	content is undefined.	R

### Notes

- 1. Write to the POMCR0 register five times successively to enter power-off mode.
- 2. Write 00h to the POMCR0 register (address 0020h).

The power supply current may increase until 00h is written to this register.

Program example: MOV.B #00H, 0020H

# 9.3 Standard Operating Mode

Table 9.2 lists the Clock Selection in Standard Operating Mode.

In standard operating mode, the CPU and peripheral function clocks are supplied to operate the CPU and the peripheral functions. Power control is enabled by controlling the CPU clock frequency. The higher the CPU clock frequency, the more processing power increases. The lower the CPU clock frequency, the more power consumption decreases. If unnecessary oscillator circuits stop, power consumption is further reduced.

Before the clock sources for the CPU clock can be switched over, the new clock source needs to be oscillating and stable. Allow sufficient wait time in a program until oscillation stabilizes before switching the clock.

Table 9.2 Clock Selection in Standard Operating Mode

Modes		OCD Register	CM1 Register			CM0 Register					
		OCD2	CM17	CM16	CM14	CM13	CM07	CM06	CM05	CM04	CM03
High-speed clock mode	No division	0	0	0	_	1	0	0	0 or 1	_	_
	Divide-by-2	0	0	1	_	1	0	0	0 or 1	_	_
	Divide-by-4	0	1	0	_	1	0	0	0 or 1	_	_
	Divide-by-8	0	_	_	_	1	0	1	0 or 1	_	_
	Divide-by-16	0	1	1	_	1	0	0	0 or 1	_	_
Low-speed clock mode	No division	_	0	0	_	_	1	0	_	0 or 1	0
	Divide-by-2	_	0	1	_	_	1	0	_	0 or 1	0
	Divide-by-4	_	1	0	_	_	1	0	_	0 or 1	0
	Divide-by-8	_	_	_	_	_	1	1	_	0 or 1	0
	Divide-by-16	_	1	1	_	_	1	0	_	0 or 1	0
Low-speed	No division	1	0	0	0	_	0	0	_	_	_
on-chip oscillator mode	Divide-by-2	1	0	1	0	_	0	0	_	_	_
	Divide-by-4	1	1	0	0	_	0	0	_	_	_
	Divide-by-8	1	_	_	0	_	0	1	_	_	_
	Divide-by-16	_	1	1	0	_	0	0	_	_	_

<sup>—:</sup> Indicates that either 0 or 1 can be set.

#### 9.3.1 **High-Speed Clock Mode**

The XIN clock divided by 1 (no division), 2, 4, 8, or 16 is used as the CPU clock. When the CM14 bit is set to 0 (low-speed on-chip oscillator on), fOCO-S can be used for timer RA.

#### 9.3.2 **Low-Speed Clock Mode**

The XCIN clock divided by 1 (no division), 2, 4, 8, or 16 is used as the CPU clock.

In this mode, low consumption operation is enabled by stopping the XIN clock, and by setting the FMR27 bit in the FMR2 register to 1 (flash memory low-consumption-current read mode enabled).

To enter wait mode from low-speed clock mode, lower consumption current in wait mode is enabled by setting the VCA20 bit in the VCA2 register to 1 (internal power low consumption enabled).

To reduce the power consumption, refer to **9.7 Reducing Power Consumption**.

#### 9.3.3 **Low-Speed On-Chip Oscillator Mode**

When the CM14 bit in the CM1 register is set to 0 (low-speed on-chip oscillator on), the low-speed on-chip oscillator is used as the on-chip oscillator clock. At this time, the on-chip oscillator clock divided by 1 (no division), 2, 4, 8 or 16 is used as the CPU clock. The on-chip oscillator clock is also the clock source for the peripheral function clocks.

In this mode, low consumption operation is enabled by stopping the XIN clock, and by setting the FMR27 bit in the FMR2 register to 1 (flash memory low-consumption-current read mode enabled).

To enter wait mode from low-speed clock mode, current consumption in wait mode can be further reduced by setting the VCA20 bit in the VCA2 register to 1 (internal power low consumption enabled).

To reduce the power consumption, refer to **9.7 Reducing Power Consumption**.

### 9.4 Wait Mode

Since the CPU clock stops in wait mode, CPU operation using the CPU clock and watchdog timer operation with count source protection mode disabled are halted. However, the XIN clock, XCIN clock, and on-chip oscillator clock do not stop, so peripheral functions using these clocks continue operating.

## 9.4.1 Peripheral Function Clock Stop Function

The peripheral function clock to stop in wait mode can be selected by setting bits CM01 and CM02 in the CM0 register (peripheral function clock stop bits in wait mode). This controls power consumption according to applications.

# 9.4.2 Entering Wait Mode

The MCU enters wait mode by executing the WAIT instruction or setting the CM30 bit in the CM3 register to 1 (MCU enters wait mode).

When the OCD2 bit in the OCD register is set to 1 (on-chip oscillator selected as system clock), set the OCD1 bit in the OCD register to 0 (oscillation stop detection interrupt disabled) before executing the WAIT instruction or setting the CM30 bit in the CM3 register to 1 (MCU enters wait mode).

If the MCU enters wait mode while the OCD1 bit is set to 1 (oscillation stop detection interrupt enabled), current consumption is not reduced because the CPU clock does not stop.

### 9.4.3 Pin Status in Wait Mode

Each I/O port retains its states immediately before the MCU enters wait mode.

# 9.4.4 Exiting Wait Mode

The MCU exits wait mode by a reset or peripheral function interrupt. The peripheral function interrupts are affected by bits CM01 and CM02.

Table 9.3 Interrupts to Exit Wait Mode and Usage Conditions

Interrupt	CM02 to CM01 = 00b	CM02 to CM01 = 01b	CM02 to CM01 = 10b	CM02 to CM01 = 11b	
Serial interface interrupt Usable when operating with an internal or external clock.		Usable when operating with fC or an external clock.	Usable when operating with an external clock.	Usable when operating with an external clock.	
Synchronous serial communication unit/ I <sup>2</sup> C bus interface interrupt	Usable in all modes.	(Do not use.)	(Do not use.)	(Do not use.)	
Key input interrupt	Usable	Usable	Usable	Usable	
A/D conversion interrupt	(Do not use.)	(Do not use.)	(Do not use.)	(Do not use.)	
Timer RA interrupt	Usable in all modes.	Usable if there is no filter in event counter mode. Usable by selecting fOCO-S, fC, or fC32 as the count source.	Usable if there is no filter in event counter mode. Usable by selecting fOCO-S as the count source.	Usable if there is no filter in event counter mode. Usable by selecting fOCO-S as the count source.	
Timer RB interrupt	Usable in all modes.	(Do not use.)	(Do not use.)	(Do not use.)	
Timer RC interrupt	Usable in all modes.	(Do not use.)	(Do not use.)	(Do not use.)	
Timer RD interrupt	Usable in all modes.	(Do not use.)	(Do not use.)	(Do not use.)	
Timer RE interrupt	Usable in all modes.	Usable when operating in real time clock mode.	Usable when operating in real time clock mode.	Usable when operating in real time clock mode.	
Timer RG interrupt	Usable in all modes.	(Do not use.)	(Do not use.)	(Do not use.)	
INT interrupt	Usable	Usable if there is no filter.	Usable (INT0 to INT7 can be used if there is no filter.)	Usable (INT0 to INT7 can be used if there is no filter.)	
Oscillation stop detection interrupt	Usable	(Do not use.)	(Do not use.)	(Do not use.)	

The following interrupts can be used to exit wait mode:

- When bits CM02 to CM01 are set to 00b (peripheral function clock does not stop in wait mode), peripheral function interrupts other than A/D conversion interrupts.
- When bits CM02 to CM01 are set to 01b (clocks f1 to f32 stop in wait mode), the interrupts of the peripheral functions operating with external signals, the on-chip oscillator clock, or clocks fC1 to f32.
- When bits CM02 to CM01 are set to 10b (clocks f1 to f32 and fC stop in wait mode), the interrupts of the peripheral functions operating with external signals or the on-chip oscillator clock.
- When bits CM02 to CM01 are set to 11b (clocks f1 to f32, fC, and fC-LCD stop in wait mode), the same applies when bits CM02 to CM01 are set to 10b.

Table 9.3 lists Interrupts to Exit Wait Mode and Usage Conditions.

Figure 9.2 shows the Time from Wait Mode to First Instruction Execution following Exit after CM30 Bit in CM3 Register is Set to 1 (MCU Enters Wait Mode).

To use a peripheral function interrupt to exit wait mode, set up the following before setting the CM30 bit to 1.

- (1) Set the I flag to 0 (maskable interrupt disabled)
- (2) Set the interrupt priority level in bits ILVL2 to ILVL0 in the interrupt control registers of the peripheral function interrupts to be used for exiting wait mode. Set bits ILVL2 to ILVL0 of the peripheral function interrupts that are not to be used for exiting wait mode to 000b (interrupt disabled).
- (3) Operate the peripheral function to be used for exiting wait mode.

When the MCU exits by a peripheral function interrupt, the time (number of cycles) between interrupt request generation and interrupt routine execution is determined by the settings of the FMSTP bit in the FMR0 register and the VCA20 bit in the VCA2 register, as shown in Figure 9.2.

The clock set by bits CM35, CM36, and CM37 in the CM3 register is used as the CPU clock when the MCU exits wait mode by a peripheral function interrupt. At this time, the CM06 bit in the CM0 register and bits CM16 and CM17 in the CM1 register automatically change.




Figure 9.2 Time from Wait Mode to First Instruction Execution following Exit after CM30 Bit in CM3 Register is Set to 1 (MCU Enters Wait Mode)

Figure 9.3 shows the Time from Wait Mode to Interrupt Routine Execution after WAIT instruction is Executed. To use a peripheral function interrupt to exit wait mode, set up the following before executing the WAIT instruction.

- (1) Set the interrupt priority level in bits ILVL2 to ILVL0 of the peripheral function interrupts to be used for exiting stop mode. Set bits ILVL2 to ILVL0 of the peripheral function interrupts that are not to be used for exiting stop mode to 000b (interrupt disabled).
- (2) Set the I flag to 1.
- (3) Operate the peripheral function to be used for exiting stop mode.

When the MCU exits by a peripheral function interrupt, the time (number of cycles) between interrupt request generation and interrupt routine execution is determined by the settings of the FMSTP bit in the FMR0 register and the VCA20 bit in the VCA2 register, as shown in Figure 9.3.

The clock set by bits CM35, CM36, and CM37 in the CM3 register is used as the CPU clock when the MCU exits wait mode by a peripheral function interrupt. At this time, the CM06 bit in the CM0 register and bits CM16 and CM17 in the CM1 register automatically change.




Figure 9.3 Time from Wait Mode to Interrupt Routine Execution after WAIT instruction is Executed

## 9.5 Stop Mode

All oscillator circuits except fOCO-WDT stop in stop mode. Since the CPU clock and the peripheral function clock stop, CPU operation and peripheral function operation using these clocks are halted. If the voltage applied to the VCC pin is VRAM or more, the content of internal RAM is retained.

The peripheral functions clocked by external signals continue operating.

Table 9.4 lists Interrupts to Exit Stop Mode and Usage Conditions.

Table 9.4 Interrupts to Exit Stop Mode and Usage Conditions

Interrupt	Usage Conditions			
Key input interrupt	Usable			
INT0 to INT7 interrupt	Usable if there is no filter.			
Timer RA interrupt	Usable if there is no filter when an external pulse is counted in event counter mode.			
Serial interface interrupt	When an external clock is selected.			

# 9.5.1 Entering Stop Mode

The MCU enters stop mode when the CM10 bit in the CM1 register is set to 1 (all clocks stop). At the same time, the CM06 bit in the CM0 register is set to 1 (divide-by-8 mode).

To use stop mode, set the following before the MCU enters stop mode:

- Bits OCD1 to OCD0 in the OCD register = 00b
- CM35 bit in CM3 register = 0 (settings of CM06 bit in CM0 register and bits CM16 and CM17 in CM1 register enabled)

## 9.5.2 Pin Status in Stop Mode

Each I/O port retains its state before the MCU enters stop mode.

However, when the CM13 bit in the CM1 register is set to 1 (XIN-XOUT pin), the XOUT (P12\_0) pin is held high.

# 9.5.3 Exiting Stop Mode

The MCU exits stop mode by a reset or peripheral function interrupt.

Figure 9.4 shows the Time from Stop Mode to Interrupt Routine Execution.

To use a peripheral function interrupt to exit stop mode, set up the following before setting the CM10 bit to 1.

- (1) Set the interrupt priority level in bits ILVL2 to ILVL0 of the peripheral function interrupts to be used for exiting stop mode. Set bits ILVL2 to ILVL0 of the peripheral function interrupts that are not to be used for exiting stop mode to 000b (interrupt disabled).
- (2) Set the I flag to 1.
- (3) Operate the peripheral function to be used for exiting stop mode. When the MCU exits stop mode by a peripheral function interrupt, the interrupt sequence is executed when an interrupt request is generated and the CPU clock supply starts.

The clock used immediately before stop mode divided by 8 is used as the CPU clock when the MCU exits stop mode by a peripheral function interrupt. To enter stop mode, set the CM35 bit in the CM3 register to 0 (settings of CM06 bit in CM0 register and bits CM16 and CM17 in CM1 register enabled).




Figure 9.4 Time from Stop Mode to Interrupt Routine Execution

### 9.6 Power-Off Mode

All functions stop in power-off mode. However, the low-speed clock and timer RE functions can be set to operate or stop by means of register settings. The least power is consumed in this mode.

## 9.6.1 Pin Handling in Power-Off Mode

Figure 9.5 shows Pin Handling in Power-Off Mode. To use this mode, hardware reset input is required. For details of hardware resets, refer to **5.2 Hardware Reset**.

## 9.6.2 Entering Power-Off Mode

Table 9.5 lists the register settings in power-off mode.

The pin status in power-off mode and the method of exiting are selected by the initial write to the POMCR0 register. When 88h, 15h, 92h, and 25h are then written successively, the MCU enters power-off mode.

- Power-off 0
  When the POM00 bit is set to 0 (power-off 0) by the initial write, all functions stop once the MCU enters power-off mode.
- Power-off 1
  When the POM00 bit is set to 1 (power-off 1) by the initial write, all functions except the low-speed clock and timer RE stop once the MCU enters power-off mode. The timer RE interrupt can be used to exit the mode when power-off 1 is selected.

An access to another register during the write to the POMCR0 register does not affect entering the mode.

### 9.6.3 Pin Status in Power-Off Mode

Table 9.6 lists the Pin Status in Power-Off Mode. When the MCU enters power-off mode, the contents of RAM and registers are not retained. Save the data needs to be retained to the data flash before entering power-off mode.




Figure 9.5 Pin Handling in Power-Off Mode

#### 9.6.4 **Exiting Power-Off Mode**

To exit power-off mode, input a low signal pulse to the  $\overline{RESET}$ ,  $\overline{WKUP0}$ , or  $\overline{WKUP1}$  pin or use the timer RE interrupt (power-off 1 is selected). The timer RE interrupt enabled in the TREC2 register can be used to exit the mode.

After exiting power-off mode, the operation is the same as a normal reset sequence.

When power-off mode is exited, the exit source can be identified by reading the flags in the SDCR0 register. The values of these flags are undefined after power-on and set to 0 by writing to the SDCR0 register. If multiple exit sources coincide, multiple flags are set.

Figure 9.6 show the Time from Power-Off Mode to Reset Vector Address Read Execution.

Table 9.5 **Entering Power-Off Mode and Exit Methods** 

Entering Power-Off Mode	Status	Exit Method
Write the pin state and the exit method to the POMCR0 register (1, 2)	All functions stop when the SDC00 bit is set to 0 (power-off 0) by the initial write.	RESET input, WKUP0 input, or WKUP1 input
in power-off mode. Then, write 88h,15h, 92h, and 25h successively.	Functions other the low-speed clock and timer RE stop when the SDC00 bit is set to 1 (power-off 1) by the initial write.	RESET input, timer RE interrupt, WKUP0 input, or WKUP1 input

### Notes:

- 1. To use WKUP1 to exit power-off mode, set the POM03 bit to 1 (input enabled) by the initial write to the POMCR0 register. The WKUP1 pin is not available in the R8C/L35A, R8C/L35B, R8C/L36A, and R8C/L36B Groups.
- 2. To use timer RE to exit power-off mode, enable the timer RE interrupt in registers TREIC and TRECR2, then set the POM00 bit in the POMCR0 register to 1 (timer RE enabled). When all interrupts are disabled by the TRECR2 register, the low-speed clock and timer RE functions operate, but timer RE cannot be used to exit power-off mode.

Table 9.6 Pin Status in Power-Off Mode

Pin Name	Status
Ports P0 to P7	The states of registers LSE0 to LSE7 before entering power-off mode are retained. When LCD ports are selected by these registers, low-level output. When ports are selected, the pins are placed in the high-impedance state.
Ports 10 to P13	High impedance
WKUP0	WKUP0 input
XCIN, XCOUT	Oscillation is off (high impedance) at power-off 0, and oscillation is on at power-off 1.
VL1 to VL4	High impedance




Figure 9.6 Time from Power-Off Mode to Reset Vector Address Read Execution

#### 9.7 **Reducing Power Consumption**

This section describes key points and processing methods for reducing power consumption. They should be referred to when designing a system or creating a program.

#### 9.7.1 **Ports**

Even after the MCU enters wait mode or stop mode, the states of the I/O ports are retained. Current flows into the output ports in the active state, and shoot-through current flows into the input ports in the high-impedance state. Unnecessary ports should be set to output. When setting them to input, fix to a stable electric potential before the MCU enters wait mode or stop mode.

#### 9.7.2 Clocks

Power consumption generally depends on the number of the operating clocks and their frequencies. The fewer the number of operating clocks or the lower their frequencies, the more power consumption decreases. Unnecessary clocks should be stopped accordingly.

Stopping the low-speed on-chip oscillator oscillation: CM14 bit in CM1 register

#### 9.7.3 Wait Mode, Stop Mode, and Power-Off Mode

Power consumption can be reduced in wait mode, stop mode, and power-off mode.

#### 9.7.4 **Stopping Peripheral Function Clocks**

When peripheral function clocks are not necessary in wait mode, set bits CM01 and CM02 bit in the CM0 register to stop the clock.

#### 9.7.5 **Timers**

When timer RA is not used, set the TCKCUT bit in the TRAMR register to 1 (count source cutoff).

When timer RB is not used, set the TCKCUT bit in the TRBMR register to 1 (count source cutoff).

When timer RC is not used, set the MSTTRC bit in the MSTCR register to 1 (standby).

When timer RD is not used, set bits TCK2 to TCK0 in the TRDCRi (i = 0 to 1) register to 000b (f1) and the MSTTRD bit in the MSTCR register to 1 (standby).

When timer RG is not used, set the MSTTRG bit in the MSTCR register to 1 (standby).

### 9.7.6 A/D Converter

When the A/D converter is not used, power consumption can be reduced by setting the ADSTBY bit in the ADCON1 register to 0 (A/D operation stops (standby)) to shut off any analog circuit current flow.

## 9.7.7 Clock Synchronous Serial Interface

When the SSU or I<sup>2</sup>C bus is not used, set the MSTIIC bit in the MSTCR register to 1 (standby).

## 9.7.8 Reducing Internal Power Consumption

When the MCU enters wait mode using low-speed clock mode or low-speed on-chip oscillator mode, internal power consumption can be reduced by using the VCA20 bit in the VCA2 register. Figure 9.7 shows the Handling Procedure for Reducing Internal Power Consumption Using VCA20 Bit. To enable reduced internal power consumption by the VCA20 bit, follow this procedure.




Figure 9.7 Handling Procedure for Reducing Internal Power Consumption Using VCA20 Bit

# 9.7.9 Stopping Flash Memory

In low-speed on-chip oscillator mode and low-speed clock mode, power consumption can be further reduced by stopping the flash memory using the FMSTP bit in the FMR0 register.

Access to the flash memory is disabled by setting the FMSTP bit to 1 (flash memory stops). The FMSTP bit must be written to by a program transferred to RAM.

When the MUC enters stop mode or wait mode while CPU rewrite mode is disabled, the power for the flash memory is automatically turned off. It is turned back on again after the MCU exit stop mode or wait mode. This eliminates the need to set the FMR0 register.

Figure 9.8 shows the Handling Procedure Example for Reducing Power Consumption Using FMSTP Bit.




Figure 9.8 Handling Procedure Example for Reducing Power Consumption Using FMSTP Bit

#### 9.7.10 **Low-Current-Consumption Read Mode**

In low-speed clock mode and low-speed on-chip oscillator mode, the current consumption when reading the flash memory can be reduced by setting the FMR27 bit in the FMR2 register to 1 (enabled). Figure 9.9 shows the Handling Procedure Example of Low-Current-Consumption Read Mode.




Figure 9.9 Handling Procedure Example of Low-Current-Consumption Read Mode

#### 9.8 **Notes on Power Control**

#### 9.8.1 **Stop Mode**

To enter stop mode, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) and then the CM10 bit in the CM1 register to 1 (stop mode). An instruction queue pre-reads 4 bytes from the instruction which sets the CM10 bit to 1 (stop mode) and the program stops.

Insert at least four NOP instructions following the JMP.B instruction after the instruction which sets the CM10 bit to 1.

• Program example to enter stop mode

BCLR 1, FMR0; CPU rewrite mode disabled

BSET 0, PRCR; Protect disabled

FSET I; Enable interrupt BSET 0, CM1; Stop mode

JMP.B LABEL\_001

LABEL\_001:

**NOP** 

NOP

**NOP NOP** 

#### 9.8.2 **Wait Mode**

To enter wait mode by setting the CM30 bit to 1, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) before setting the CM30 bit to 1.

To enter wait mode with the WAIT instruction, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) and then execute the WAIT instruction. An instruction queue pre-reads 4 bytes from the WAIT instruction and the program stops. Insert at least four NOP instructions after the WAIT instruction.

• Program example to execute the WAIT instruction

BCLR 1, FMR0; CPU rewrite mode disabled

FSET I; Enable interrupt

WAIT; Wait mode

**NOP** 

**NOP** 

**NOP** 

NOP

#### 9.8.3 Power-Off Mode

To enter power-off mode, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) and then access the POMCR0 register. A period of a few microseconds is required between accessing the POMCR0 register and entering power-off mode. As the CPU continues to operate during this period, insert the NOP and the WAIT instructions to stop the program.

• Program example to enter power-off mode (when timer RE and the low-speed clock is enabled)

BCLR 1, FMR0; CPU rewrite mode disabled

MOV. B #08H, POMCR0; Select power-off 0 and WKUP1 input enabled

MOV. B #88H, POMCR0; Fixed value

MOV. B #15H, POMCR0; Fixed value

MOV. B #92H, POMCR0; Fixed value

MOV. B #25H, POMCR0; Fixed value

NOP;

NOP;

NOP;

NOP; Enter power-off mode

WAIT; Wait mode

The operation after power-off mode is exited is the same as a normal reset sequence. When power-off mode is exited immediately after the MCU enters the mode, therefore, power consumption cannot be reduced because of the reset sequence and the program operation after a reset. Evaluate the interval between entering and exiting power-off mode fully at the system level.

#### 9.8.4 Reducing Current

Write 00h to the POMCR0 register (address 0020h).

The power supply current may increase until 00h is written to this register.

Program example: MOV.B #00H, 0020H

## 10. Protection

The protection function protects important registers from being easily overwritten if a program runs out of control.

The registers protected by the PRCR register are as follows:

- Registers protected by PRC0 bit: Registers CM0, CM1, CM3, and OCD
- Registers protected by PRC1 bit: Registers PM0 and PM1
- Registers protected by PRC3 bit: Registers OCVREFCR, VCA2, and VW2C

# 10.1 Register

## 10.1.1 Protect Register (PRCR)

Address 0	00Ah							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	PRC3	_	PRC1	PRC0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	PRC0	Protect bit 0	Enables writing to registers CM0, CM1, CM3, and OCD 0: Write disabled 1: Write enabled	R/W
b1	PRC1	Protect bit 1	Enables writing to registers PM0 and PM1.  0: Write disabled  1: Write enabled	R/W
b2	_	Reserved bit	Set to 0.	R/W
b3	PRC3	Protect bit 3	Enables writing to registers OCVREFCR, VCA2, and VW2C. 0: Write disabled 1: Write enabled	R/W
b4	_	Reserved bits	Set to 0.	R/W
b5	_	1		
b6	_	1		
b7	_	Nothing is assigned. If n	ecessary, set to 0. When read, the content is 0.	_

# 11. Interrupts

■ Note □

The description offered in this chapter is based on the R8C/L3AA Group and the R8C/L3AB Group. For other groups, refer to 1.1.2 Differences between Groups.

#### 11.1 Introduction

#### 11.1.1 Types of Interrupts

Figure 11.1 shows the Types of Interrupts.




Figure 11.1 Types of Interrupts

• Maskable interrupts: These interrupts are enabled or disabled by the interrupt enable flag (I flag).

The interrupt priority **can be changed** based on the interrupt priority level.

• Non-maskable interrupts: These interrupts are not enabled or disabled by the interrupt enable flag (I flag).

The interrupt priority  ${\bf cannot}\ {\bf be}\ {\bf changed}\ {\bf based}$  on the interrupt priority level.

#### 11.1.2 Software Interrupts

A software interrupt is generated when an instruction is executed. Software interrupts are non-maskable.

#### 11.1.2.1 Undefined Instruction Interrupt

An undefined instruction interrupt is generated when the UND instruction is executed.

#### 11.1.2.2 Overflow Interrupt

An overflow interrupt is generated when the O flag is set to 1 (arithmetic operation overflow) and the INTO instruction is executed. Instructions that set the O flag are as follows:

ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, and SUB.

#### 11.1.2.3 BRK Interrupt

A BRK interrupt is generated when the BRK instruction is executed.

#### 11.1.2.4 INT Instruction Interrupt

An INT instruction interrupt is generated when the INT instruction is executed. Software interrupt numbers 0 to 63 can be specified with the INT instruction. Because software interrupt numbers are assigned to peripheral function interrupts, the same interrupt routine as for peripheral function interrupts can be executed by executing the INT instruction.

For software interrupt numbers 0 to 31, the U flag is saved on the stack during instruction execution and the U flag is set to 0 (ISP selected) before the interrupt sequence is executed. The U flag is restored from the stack when returning from the interrupt routine. For software interrupt numbers 32 to 63, the U flag does not change state during instruction execution, and the selected SP is used.

#### 11.1.3 Special Interrupts

Special interrupts are non-maskable.

#### 11.1.3.1 Watchdog Timer Interrupt

A watchdog timer interrupt is generated by the watchdog timer. For details, refer to 14. Watchdog Timer.

#### 11.1.3.2 Oscillation Stop Detection Interrupt

An oscillation stop detection interrupt is generated by the oscillation stop detection function. For details of the oscillation stop detection function, refer to **8.** Clock Generation Circuit.

#### 11.1.3.3 Single-Step Interrupt, Address Break Interrupt

Do not use these interrupts. They are provided exclusively for use by development tools.

#### 11.1.3.4 Address Match Interrupt

An address match interrupt is generated immediately before executing an instruction that is stored at an address indicated by registers RMAD0 to RMAD1 if the AIER00 bit in the AIER0 register or AIER10 bit in the AIER1 register is set to 1 (address match interrupt enabled).

For details of the address match interrupt, refer to 11.6 Address Match Interrupt.

#### 11.1.4 Peripheral Function Interrupts

A peripheral function interrupt is generated by a peripheral function in the MCU. Peripheral function interrupts are maskable. Refer to **Table 11.2 Relocatable Vector Tables** for sources of the corresponding peripheral function interrupt. For details of peripheral functions, refer to the descriptions of individual peripheral functions.

#### 11.1.5 Interrupts and Interrupt Vectors

There are 4 bytes in each vector. Set the starting address of an interrupt routine in each interrupt vector. When an interrupt request is acknowledged, the CPU branches to the address set in the corresponding interrupt vector. Figure 11.2 shows an Interrupt Vector.




Figure 11.2 Interrupt Vector

#### 11.1.5.1 Fixed Vector Tables

The fixed vector tables are allocated addresses 0FFDCh to 0FFFFh.

Table 11.1 lists the Fixed Vector Tables. The vector addresses (H) of fixed vectors are used by the ID code check function. For details, refer to 33.3 Functions to Prevent Flash Memory from being Rewritten.

Table 11.1 Fixed Vector Tables

Interrupt Source	Vector Addresses Address (L) to (H)	Remarks	Reference
Undefined instruction	0FFDCh to 0FFDFh	Interrupt with UND instruction	R8C/Tiny Series Software Manual
Overflow	0FFE0h to 0FFE3h	Interrupt with INTO instruction	
BRK instruction	0FFE4h to 0FFE7h	If the content of address 0FFE7h is FFh, program execution starts from the address shown by the vector in the relocatable vector table.	
Address match	0FFE8h to 0FFEBh		11.6 Address Match Interrupt
Single step (1)	0FFECh to 0FFEFh		
Watchdog timer, Oscillation stop detection	0FFF0h to 0FFF3h		<ul><li>14. Watchdog Timer,</li><li>8. Clock Generation Circuit</li></ul>
Address break (1)	0FFF4h to 0FFF7h		
(Reserved)	0FFF8h to 0FFFBh		
Reset	0FFFCh to 0FFFFh		5. Resets

#### Note:

1. Do not use these interrupts. They are provided exclusively for use by development tools.

#### 11.1.5.2 **Relocatable Vector Tables**

The relocatable vector tables occupy 256 bytes beginning from the starting address set in the INTB register. Table 11.2 lists the Relocatable Vector Tables.

**Table 11.2 Relocatable Vector Tables** 

Interrupt Source	Vector Addresses (1) Address (L) to Address (H)	Software Interrupt Number	Interrupt Control Register	Reference
BRK instruction (3)	+0 to +3 (0000h to 0003h)	0		R8C/Tiny Series Software Manual
Flash memory ready	+4 to +7 (0004h to 0007h)	1	FMRDYIC	33. Flash Memory
(Reserved)	,	2	_	_
ĪNT7	+12 to +15 (000Ch to 000Fh)	3	INT7IC	11.4 INT Interrupt
ĪNT6	+16 to +19 (0010h to 0013h)	4	INT6IC	11.4 INT Interrupt
ĪNT5	+20 to +23 (0014h to 0017h)	5	INT5IC	11.4 INT Interrupt
ĪNT4	+24 to +27 (0018h to 001Bh)	6	INT4IC	11.4 INT Interrupt
Timer RC	+28 to +31 (001Ch to 001Fh)	7	TRCIC	19. Timer RC
Timer RD0	+32 to +35 (0020h to 0023h)	8	TRD0IC	20. Timer RD
Timer RD1	+36 to +39 (0024h to 0027h)	9	TRD1IC	
Timer RE	+40 to +43 (0028h to 002Bh)	10	TREIC	21. Timer RE
UART2 transmit/NACK2	+44 to +47 (002Ch to 002Fh)	11	S2TIC	24. Serial Interface (UART2)
UART2 receive/ACK2	+48 to +51 (0030h to 0033h)	12	S2RIC	
Key input	+52 to +55 (0034h to 0037h)	13	KUPIC	11.5 Key Input Interrupt
A/D conversion	+56 to +59 (0038h to 003Bh)	14	ADIC	29. A/D Converter
Synchronous serial communication unit/	+60 to +63 (003Ch to 003Fh)	15	SSUIC/IICIC	26. Synchronous Serial Communication Unit (SSU),
I <sup>2</sup> C bus interface (2)				27. I <sup>2</sup> C bus Interface
(Reserved)		16	_	_
UART0 transmit	+68 to +71 (0044h to 0047h)	17	S0TIC	23. Serial Interface (UARTi (i =
UART0 receive	+72 to +75 (0048h to 004Bh)	18	S0RIC	0 or 1))
UART1 transmit	+76 to +79 (004Ch to 004Fh)	19	S1TIC	
UART1 receive	+80 to +83 (0050h to 0053h)	20	S1RIC	
ĪNT2	+84 to +87 (0054h to 0057h)	21	INT2IC	11.4 INT Interrupt
Timer RA	+88 to +91 (0058h to 005Bh)	22	TRAIC	17. Timer RA
(Reserved)		23	_	_
Timer RB	+96 to +99 (0060h to 0063h)	24	TRBIC	18. Timer RB
ĪNT1	+100 to +103 (0064h to 0067h)	25	INT1IC	11.4 INT Interrupt
ĪNT3	+104 to +107 (0068h to 006Bh)	26	INT3IC	
(Reserved)		27	—	_
(Reserved)		28	_	—
ĪNT0	+116 to +119 (0074h to 0077h)	29	INT0IC	11.4 INT Interrupt
UART2 bus collision detection	+120 to +123 (0078h to 007Bh)	30	U2BCNIC	24. Serial Interface (UART2)
(Reserved)		31	_	_
Software (3)	+128 to +131 (0080h to 0083h) to +164 to +167 (00A4h to 00A7h)	32 to 41	_	R8C/Tiny Series Software Manual
(Reserved)		42		_
Timer RG	+172 to +175 (00ACh to 00AFh)	43	TRGIC	22. Timer RG
(Reserved)		44 to 55	_	_
Software (3)	+224 to +227 (00E0h to 00E3h) to +252 to +255 (00FCh to 00FFh)	56 to 63	_	R8C/Tiny Series Software Manual

#### Notes:

- 1. These addresses are relative to those in the INTB register.
- 2. Selectable by the IICSEL bit in the SSUIICSR register.
- 3. These interrupts are not disabled by the I flag.

# 11.2 Registers

# 11.2.1 Interrupt Control Register (TREIC, S2TIC, S2RIC, KUPIC, ADIC, S0TIC, S0RIC, S1TIC, S1RIC, TRAIC, TRBIC, U2BCNIC)

Address 004Ah (TREIC), 004Bh (S2TIC), 004Ch (S2RIC), 004Dh (KUPIC), 004Eh (ADIC), 0051h (S0TIC), 0052h (S0RIC), 0053h (S1TIC), 0054h (S1RIC), 0056h (TRAIC), 0058h (TRBIC), 005Eh (U2BCNIC)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	IR	ILVL2	ILVL1	ILVL0
After Reset	Χ	Х	Х	X	X	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0 b1 b2	ILVL0 ILVL1 ILVL2	Interrupt priority level select bit	b2 b1 b0 0 0 0: Level 0 (interrupt disabled) 0 0 1: Level 1 0 1 0: Level 2 0 1 1: Level 3 1 0 0: Level 4 1 0 1: Level 5 1 1 0: Level 6 1 1 1: Level 7	R/W R/W R/W
b3	IR	Interrupt request bit	No interrupt requested     Interrupt requested	R/W (1)
b4	_	Nothing is assigned. If necessary, set	to 0. When read, the content is undefined.	_
b5	_	1		
b6	_			
b7	_			

#### Note:

1. Only 0 can be written to the IR bit. Do not write 1 to this bit.

Rewrite the interrupt control register when an interrupt request corresponding to the register is not generated. Refer to 11.8.5 Rewriting Interrupt Control Register.

# 11.2.2 Interrupt Control Register (FMRDYIC, TRCIC, TRD0IC, TRD1IC, SSUIC/IICIC, TRGIC)

 $\label{eq:condition} \mbox{Address 0041h (FMRDYIC), 0047h (TRCIC), 0048h (TRD0IC), 0049h (TRD1IC), 004Fh (SSUIC/IICIC <math display="inline">\mbox{\ensuremath{(1)}}\xspace, 006Bh (TRGIC)$ 

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	IR	ILVL2	ILVL1	ILVL0
After Reset	Χ	Χ	Χ	Χ	Χ	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	ILVL0	Interrupt priority level select bit	b2 b1 b0	R/W
b1	ILVL1		0 0 0: Level 0 (interrupt disabled)	R/W
b2	ILVL2		0 1 0: Level 2 0 1 1: Level 3 1 0 0: Level 4 1 0 1: Level 5 1 1 0: Level 6	R/W
b3	IR	Interrupt request bit	1 1 1: Level 7  0: No interrupt requested	R
			1: Interrupt requested	
b4	_	Nothing is assigned. If necessary,	set to 0. When read, the content is undefined.	_
b5	_			
b6	_	]		
b7	_			

#### Note:

1. Selectable by the IICSEL bit in the SSUIICSR register.

Rewrite the interrupt control register when an interrupt request corresponding to the register is not generated. Refer to 11.8.5 Rewriting Interrupt Control Register.

# 11.2.3 INTi Interrupt Control Register (INTiIC) (i = 0 to 7)

Address 0043h (INT7IC), 0044h (INT6IC), 0045h (INT5IC), 0046h (INT4IC), 0055h (INT2IC), 0059h (INT1IC), 005Ah (INT3IC), 005Dh (INT0IC)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	POL	IR	ILVL2	ILVL1	ILVL0
After Reset	Χ	Х	0	0	Χ	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	ILVL0	Interrupt priority level select bit	b2 b1 b0	R/W
b1	ILVL1		0 0 0: Level 0 (interrupt disabled)	R/W
b2	ILVL2		0 1 0: Level 2	R/W
			0 1 1: Level 3	
			1 0 0: Level 4	
			1 0 1: Level 5	
			1 1 0: Level 6	
			1 1 1: Level 7	
b3	IR	Interrupt request bit	0: No interrupt requested	R/W
			1: Interrupt requested	(1)
b4	POL	Polarity switch bit (3)	0: Falling edge selected	R/W
			1: Rising edge selected (2)	
b5	_	Reserved bit	Set to 0.	R/W
b6	_	Nothing is assigned. If necessary,	set to 0. When read, the content is undefined.	-
b7	_			

#### Notes:

- 1. Only 0 can be written to the IR bit. Do not write 1 to this bit.
- 2. When the INTIPL bit in the INTEN register is set to 1 (both edges), set the POL bit to 0 (falling edge selected).
- 3. The IR bit may be set to 1 (interrupt requested) when the POL bit is rewritten. Refer to 11.8.4 Changing Interrupt Sources.

Rewrite the interrupt control register when an interrupt request corresponding to the register is not generated. Refer to 11.8.5 Rewriting Interrupt Control Register.

## 11.3 Interrupt Control

The following describes enabling and disabling maskable interrupts and setting the acknowledgement priority. This description does not apply to non-maskable interrupts.

Use the I flag in the FLG register, IPL, and bits ILVL2 to ILVL0 in the corresponding interrupt control register to enable or disable a maskable interrupt. Whether an interrupt is requested or not is indicated by the IR bit in the corresponding interrupt control register.

#### 11.3.1 I Flag

The I flag enables or disables maskable interrupts. Setting the I flag to 1 (enabled) enables maskable interrupts. Setting the I flag to 0 (disabled) disables all maskable interrupts.

#### 11.3.2 IR Bit

The IR bit is set to 1 (interrupt requested) when an interrupt request is generated. After the interrupt request is acknowledged and the CPU branches to the corresponding interrupt vector, the IR bit is set to 0 (no interrupt requested).

The IR bit can be set to 0 by a program. Do not write 1 to this bit.

However, the IR bit operations of the timer RC interrupt, the timer RD interrupt, the synchronous serial communication unit interrupt the I<sup>2</sup>C bus interface interrupt, and the flash memory interrupt are different. Refer to 11.7 Interrupts of Timer RC, Timer RD, Timer RG, Synchronous Serial Communication Unit, I<sup>2</sup>C bus Interface, and Flash Memory (Interrupts with Multiple Interrupt Request Sources).

#### 11.3.3 Bits ILVL2 to ILVL0, IPL

Interrupt priority levels can be set using bits ILVL2 to ILVL0.

Table 11.3 lists the Settings of Interrupt Priority Levels and Table 11.4 lists the Interrupt Priority Levels Enabled by IPL.

The following are the conditions when an interrupt is acknowledged:

- I flag = 1
- IR bit = 1
- Interrupt priority level > IPL

The I flag, IR bit, bits ILVL2 to ILVL0, and IPL are independent of each other. They do not affect one another.

Table 11.3 Settings of Interrupt Priority Levels

Bits ILVL2 to ILVL0	Interrupt Priority Level	Priority
000b	Level 0 (interrupt disabled)	=
001b	Level 1	Low
010b	Level 2	Ī
011b	Level 3	
100b	Level 4	
101b	Level 5	<b>↓</b>
110b	Level 6	V
111b	Level 7	High

Table 11.4 Interrupt Priority Levels Enabled by IPL

IPL	Enabled Interrupt Priority Level
000b	Interrupt level 1 and above
001b	Interrupt level 2 and above
010b	Interrupt level 3 and above
011b	Interrupt level 4 and above
100b	Interrupt level 5 and above
101b	Interrupt level 6 and above
110b	Interrupt level 7 and above
111b	All maskable interrupts disabled

#### 11.3.4 Interrupt Sequence

The following describes an interrupt sequence which is performed from when an interrupt request is acknowledged until the interrupt routine is executed.

When an interrupt request is generated while an instruction is being executed, the CPU determines its interrupt priority level after the instruction is completed. The CPU starts the interrupt sequence from the following cycle. However, for the SMOVB, SMOVF, SSTR, or RMPA instruction, if an interrupt request is generated while the instruction is being executed, the MCU suspends the instruction to start the interrupt sequence. The interrupt sequence is performed as indicated below.

Figure 11.3 shows the Time Required for Executing Interrupt Sequence.

- (1) The CPU obtains interrupt information (interrupt number and interrupt request level) by reading address 00000h. The IR bit for the corresponding interrupt is set to 0 (no interrupt requested). (2)
- (2) The FLG register is saved to a temporary register <sup>(1)</sup> in the CPU immediately before entering the interrupt sequence.
- (3) The I, D and U flags in the FLG register are set as follows:
  - The I flag is set to 0 (interrupts disabled).
  - The D flag is set to 0 (single-step interrupt disabled).
  - The U flag is set to 0 (ISP selected).
  - However, the U flag does not change state if an INT instruction for software interrupt number 32 to 63 is executed.
- (4) The CPU internal temporary register <sup>(1)</sup> is saved on the stack.
- (5) The PC is saved on the stack.
- (6) The interrupt priority level of the acknowledged interrupt is set in the IPL.
- (7) The starting address of the interrupt routine set in the interrupt vector is stored in the PC.

After the interrupt sequence is completed, instructions are executed from the starting address of the interrupt routine.




Figure 11.3 Time Required for Executing Interrupt Sequence

#### Notes:

- 1. These registers cannot be accessed by the user.
- 2. Refer to 11.7 Interrupts of Timer RC, Timer RD, Timer RG, Synchronous Serial Communication Unit, I<sup>2</sup>C bus Interface, and Flash Memory (Interrupts with Multiple Interrupt Request Sources) for the IR bit operations of the above interrupts.

#### 11.3.5 Interrupt Response Time

Figure 11.4 shows the Interrupt Response Time. The interrupt response time is the period from when an interrupt request is generated until the first instruction in the interrupt routine is executed. The interrupt response time includes the period from when an interrupt request is generated until the currently executing instruction is completed (refer to (a) in Figure 11.4) and the period required for executing the interrupt sequence (20 cycles, refer to (b) in Figure 11.4).




Figure 11.4 Interrupt Response Time

#### 11.3.6 IPL Change when Interrupt Request is Acknowledged

When a maskable interrupt request is acknowledged, the interrupt priority level of the acknowledged interrupt is set in the IPL.

When a software interrupt or special interrupt request is acknowledged, the level listed in Table 11.5 is set in the IPL.

Table 11.5 lists the IPL Value When Software or Special Interrupt is Acknowledged.

Table 11.5 IPL Value When Software or Special Interrupt is Acknowledged

Interrupt Source without Interrupt Priority Level	Value Set in IPL
Watchdog timer, oscillation stop detection, address break	7
Software, address match, single-step	No change

# 11.3.7 Saving Registers

In the interrupt sequence, the FLG register and PC are saved on the stack.

After an extended 16 bits, 4 high-order bits in the PC and 4 high-order (IPL) and 8 low-order bits in the FLG register, are saved on the stack, the 16 low-order bits in the PC are saved.

Figure 11.5 shows the Stack State Before and After Acknowledgement of Interrupt Request.

The other necessary registers should be saved by a program at the beginning of the interrupt routine. The PUSHM instruction can save several registers in the register bank being currently used <sup>(1)</sup> with a single instruction.

#### Note:

1. Selectable from registers R0, R1, R2, R3, A0, A1, SB, and FB.




Figure 11.5 Stack State Before and After Acknowledgement of Interrupt Request

The register saving operation, which is performed as part of the interrupt sequence, saved in 8 bits at a time in four steps.

Figure 11.6 shows the Register Saving Operation.




Figure 11.6 Register Saving Operation

#### 11.3.8 Returning from Interrupt Routine

When the REIT instruction is executed at the end of an interrupt routine, the FLG register and PC, which have been saved on the stack, are automatically restored. The program, that was running before the interrupt request was acknowledged, starts running again.

Registers saved by a program in an interrupt routine should be saved using the POPM instruction or a similar instruction before executing the REIT instruction.

#### 11.3.9 Interrupt Priority

If two or more interrupt requests are generated while a single instruction is being executed, the interrupt with the higher priority is acknowledged.

Set bits ILVL2 to ILVL0 to select any priority level for maskable interrupts (peripheral function). However, if two or more maskable interrupts have the same priority level, their interrupt priority is resolved by hardware, with the higher priority interrupts acknowledged.

The priority of the watchdog timer and other special interrupts is set by hardware.

Figure 11.7 shows the Hardware Interrupt Priority.

Software interrupts are not affected by the interrupt priority. When an instruction is executed, the MCU executes the interrupt routine.




Figure 11.7 Hardware Interrupt Priority

# 11.3.10 Interrupt Priority Level Selection Circuit

The interrupt priority level selection circuit is used to select the highest priority interrupt. Figure 11.8 shows the Interrupt Priority Level Selection Circuit.




Figure 11.8 Interrupt Priority Level Selection Circuit

# 11.4 INT Interrupt

# 11.4.1 **INTi** Interrupt (i = 0 to 7)

The  $\overline{\text{INTi}}$  interrupt is generated by an  $\overline{\text{INTi}}$  input. To use the  $\overline{\text{INTi}}$  interrupt, set the INTEN bit in the INTEN register is to 1 (enabled). The edge polarity is selected using the INTiPL bit in the INTEN register and the POL bit in the INTiIC register. The input pin used as the  $\overline{\text{INTi}}$  input can be selected.

Also, inputs can be passed through a digital filter with three different sampling clocks.

The  $\overline{\text{INT0}}$  pin is shared with the pulse output forced cutoff input of timer RC and timer RD, and the external trigger input of timer RB.

Table 11.6 lists the Pin Configuration of INT Interrupt.

Table 11.6 Pin Configuration of INT Interrupt

Pin Name	Assigned Pin	I/O	Function
ĪNT0	P3_0 or P11_0	Input	INTO interrupt input, timer RB external trigger input,
			timer RC and timer RD pulse output forced cutoff input
ĪNT1	P3_1 or P11_1	Input	INT1 interrupt input
ĪNT2	P3_2 or P11_2	Input	INT2 interrupt input
ĪNT3	P3_3 or P11_3	Input	INT3 interrupt input
ĪNT4	P3_4 or P11_4	Input	INT4 interrupt input
ĪNT5	P3_5 or P11_5	Input	INT5 interrupt input
ĪNT6	P3_6 or P11_6	Input	INT6 interrupt input
ĪNT7	P3_7 or P11_7	Input	INT7 interrupt input

# 11.4.2 INT Interrupt Input Pin Select Register (INTSR)

Address	018Eh							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	INT7SEL0	INT6SEL0	INT5SEL0	INT4SEL0	INT3SEL0	INT2SEL0	INT1SEL0	INT0SEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0		INT0 pin select bit	0: P3_0 assigned 1: P11_0 assigned	R/W
b1		INT1 pin select bit	0: P3_1 assigned 1: P11_1 assigned	R/W
b2		INT2 pin select bit	0: P3_2 assigned 1: P11_2 assigned	R/W
b3		INT3 pin select bit	0: P3_3 assigned 1: P11_3 assigned	R/W
b4		INT4 pin select bit	0: P3_4 assigned 1: P11_4 assigned	R/W
b5		INT5 pin select bit	0: P3_5 assigned 1: P11_5 assigned	R/W
b6		INT6 pin select bit	0: P3_6 assigned 1: P11_6 assigned	R/W
b7	INT7SEL0	INT7 pin select bit	0: P3_7 assigned 1: P11_7 assigned	R/W

The INTSR register selects which pin is assigned as the  $\overline{INTi}$  (i=0 to 7) input. To use the  $\overline{INTi}$ , set this register. Set the INTSR register before setting the  $\overline{INTi}$  associated registers. Also, do not change the setting values in this register during  $\overline{INTi}$  operation.

# 11.4.3 External Input Enable Register 0 (INTEN)

Address 01FAh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	INT3PL	INT3EN	INT2PL	INT2EN	INT1PL	INT1EN	INT0PL	INT0EN
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0		INTO input enable bit	0: Disabled 1: Enabled	R/W
b1	INT0PL	INTO input polarity select bit (1, 2)	0: One edge 1: Both edges	R/W
b2	INT1EN	INT1 input enable bit	0: Disabled 1: Enabled	R/W
b3	INT1PL	INT1 input polarity select bit (1, 2)	0: One edge 1: Both edges	R/W
b4	INT2EN	INT2 input enable bit	0: Disabled 1: Enabled	R/W
b5	INT2PL	INT2 input polarity select bit (1, 2)	0: One edge 1: Both edges	R/W
b6	INT3EN	INT3 input enable bit	0: Disabled 1: Enabled	R/W
b7	INT3PL	INT3 input polarity select bit (1, 2)	0: One edge 1: Both edges	R/W

#### Notes:

- 1. To set the INTiPL bit (i = 0 to 3) to 1 (both edges), set the POL bit in the INTiIC register to 0 (falling edge selected).
- 2. The IR bit in the INTiIC register may be set to 1 (interrupt requested) if the INTiPL bit is rewritten. Refer to 12.8.4 Changing Interrupt Sources.

# 11.4.4 External Input Enable Register 1 (INTEN1)

Address 01FBh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	INT7PL	IN7EN	INT6PL	INT6EN	INT5PL	INT5EN	INT4PL	INT4EN
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	INT4EN	INT4 input enable bit	0: Disabled 1: Enabled	R/W
b1	INT4PL	INT4 input polarity select bit (1, 2)	0: One edge 1: Both edges	R/W
b2	INT5EN	INT5 input enable bit	0: Disabled 1: Enabled	R/W
b3	INT5PL	INT5 input polarity select bit (1, 2)	0: One edge 1: Both edges	R/W
b4	INT6EN	INT6 input enable bit	0: Disabled 1: Enabled	R/W
b5	INT6PL	INT6 input polarity select bit (1, 2)	0: One edge 1: Both edges	R/W
b6	IN7EN	INT7 input enable bit	0: Disabled 1: Enabled	R/W
b7	INT7PL	INT7 input polarity select bit (1, 2)	0: One edge 1: Both edges	R/W

#### Notes:

- 1. To set the INTiPL bit (i = 4 to 7) to 1 (both edges), set the POL bit in the INTiIC register to 0 (falling edge selected).
- 2. The IR bit in the INTiIC register may be set to 1 (interrupt requested) if the INTiPL bit is rewritten. Refer to 11.8.4 Changing Interrupt Sources.

#### **INT Input Filter Select Register 0 (INTF)** 11.4.5

Address 01FCh Bit b7 b6 b5 b4 b3 b2 b1 b0 INT2F0 Symbol INT3F1 INT3F0 INT2F1 INT1F1 INT1F0 INT0F1 INT0F0 After Reset 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	INT0F0	INT0 input filter select bit	0 0: No filter	R/W
b1	INT0F1	·	0 1: Filter with f1 sampling	R/W
			1 0: Filter with f8 sampling	
			1 1: Filter with f32 sampling	
b2	INT1F0	INT1 input filter select bit	b3 b2	R/W
b3	INT1F1		0 0: No filter	R/W
			0 1: Filter with f1 sampling	
			1 0: Filter with f8 sampling	
			1 1: Filter with f32 sampling	
b4	INT2F0	INT2 input filter select bit	b5 b4   0 0: No filter	R/W
b5	INT2F1		0 1: Filter with f1 sampling	R/W
			1 0: Filter with f8 sampling	
			1 1: Filter with f32 sampling	
b6	INITOEO		b7 b6	R/W
b6	INT3F0	INT3 input filter select bit	0 0: No filter	
b7	INT3F1		0 1: Filter with f1 sampling	R/W
			1 0: Filter with f8 sampling	
			1 1: Filter with f32 sampling	

#### **INT Input Filter Select Register 1 (INTF1)** 11.4.6

Address 01FDh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	INT7F1	INT7F0	INT6F1	INT6F0	INT5F1	INT5F0	INT4F1	INT4F0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	INT4F0	INT4 input filter select bit	b1 b0 0 0: No filter	R/W
b1	INT4F1	,	0 1: Filter with f1 sampling 1 0: Filter with f8 sampling 1 1: Filter with f32 sampling	R/W
b2	INT5F0	INT5 input filter select bit	b3 b2 0 0: No filter	R/W
b3	INT5F1		0 1: Filter with f1 sampling 1 0: Filter with f8 sampling 1 1: Filter with f32 sampling	R/W
b4	INT6F0	INT6 input filter select bit	b5 b4 0 0: No filter	R/W
b5	INT6F1		0 1: Filter with f1 sampling 1 0: Filter with f8 sampling 1 1: Filter with f32 sampling	R/W
b6	INT7F0	INT7 input filter select bit	67 66 0 0: No filter	R/W
b7	INT7F1		0 1: Filter with f1 sampling 1 0: Filter with f8 sampling 1 1: Filter with f32 sampling	R/W

# 11.4.7 **INTi** Input Filter (i = 0 to 7)

The  $\overline{\text{INTi}}$  input contains a digital filter. The sampling clock is selected using bits INTiF0 and INTiF1 in registers INTF and INTF1. The  $\overline{\text{INTi}}$  level is sampled every sampling clock cycle and if the sampled input level matches three times, the IR bit in the INTiIC register is set to 1 (interrupt requested).

Figure 11.9 shows the INTi Input Filter Configuration. Figure 11.10 shows an Operating Example of INTi Input Filter.




Figure 11.9 INTi Input Filter Configuration




Figure 11.10 Operating Example of INTi Input Filter

#### 11.5 Key Input Interrupt

A key input interrupt request is generated by one of the input edges of pins  $\overline{K10}$  to  $\overline{K17}$ . The key input interrupt can be used as a key-on wake-up function to exit wait or stop mode.

The KIiEN bit (i = 0 to 7) in the KIEN register is be used to select whether or not the pins are used as the  $\overline{\text{KIi}}$  input. The KIiPL bit in the KIEN register is also be used to select the input polarity.

When inputting a low signal to the  $\overline{\text{KIi}}$  pin, which sets the KIiPL bit to 0 (falling edge), the input to the other pins  $\overline{\text{K10}}$  to  $\overline{\text{K17}}$  is not detected as interrupts. When inputting a high signal to the  $\overline{\text{KIi}}$  pin, which sets the KIiPL bit to 1 (rising edge), the input to the other pins  $\overline{\text{K10}}$  to  $\overline{\text{K17}}$  is also not detected as interrupts.

Figure 11.11 shows a Block Diagram of Key Input Interrupt. Table 11.7 lists the Key Input Interrupt Pin Configuration.




Figure 11.11 Block Diagram of Key Input Interrupt

Table 11.7 Key Input Interrupt Pin Configuration

Pin Name	I/O	Function
KI0	Input	KIO interrupt input
KI1	Input	KI1 interrupt input
KI2	Input	KI2 interrupt input
KI3	Input	KI3 interrupt input
KI4	Input	KI4 interrupt input
KI5	Input	KI5 interrupt input
KI6	Input	KI6 interrupt input
KI7	Input	KI7 interrupt input

# 11.5.1 Key Input Pin Select Register (KISR)

Address	018Dh							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	KI7SEL0	KI6SEL0	KISEL0	KI4SEL0	KI3SEL0	KI2SEL0	KI1SEL0	KI0SEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	KI0SEL0	KIO pin select bit	0: P2_0 assigned 1: P10_0 assigned	R/W
b1	KI1SEL0	KI1 pin select bit	0: P2_1 assigned 1: P10_1 assigned	R/W
b2	KI2SEL0	KI2 pin select bit	0: P2_2 assigned 1: P10_2 assigned	R/W
b3	KI3SEL0	KI3 pin select bit	0: P2_3 assigned 1: P10_3 assigned	R/W
b4	KI4SEL0	KI4 pin select bit	0: P2_4 assigned 1: P10_4 assigned	R/W
b5	KI5SEL0	KI5 pin select bit	0: P2_5 assigned 1: P10_5 assigned	R/W
b6	KI6SEL0	KI6 pin select bit	0: P2_6 assigned 1: P10_6 assigned	R/W
b7	KI7SEL0	KI7 pin select bit	0: P2_7 assigned 1: P10_7 assigned	R/W

The KISR register selects which pin is assigned as the  $\overline{\text{KIi}}$  (i = 1 to 7) input. To use the  $\overline{\text{KIi}}$ , set this register. Set the KISR register before setting the  $\overline{\text{KIi}}$  associated registers. Also, do not change the setting values in this register during  $\overline{\text{KIi}}$  operation.

# 11.5.2 Key Input Enable Register 0 (KIEN)

Address	01FEh								
Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	KI3PL	KI3EN	KI2PL	KI2EN	KI1PL	KI1EN	KI0PL	KI0EN	l
After Reset	0	0	0	0	0	0	0	0	•

Bit	Symbol	Bit Name	Function	R/W
b0	KI0EN	KI0 input enable bit	0: Disabled 1: Enabled	R/W
b1	KI0PL	KI0 input polarity select bit	0: Falling edge 1: Rising edge	R/W
b2	KI1EN	KI1 input enable bit	0: Disabled 1: Enabled	R/W
b3	KI1PL	KI1 input polarity select bit	0: Falling edge 1: Rising edge	R/W
b4	KI2EN	KI2 input enable bit	0: Disabled 1: Enabled	R/W
b5	KI2PL	KI2 input polarity select bit	0: Falling edge 1: Rising edge	R/W
b6	KI3EN	KI3 input enable bit	0: Disabled 1: Enabled	R/W
b7	KI3PL	KI3 input polarity select bit	0: Falling edge 1: Rising edge	R/W

The IR bit in the KUPIC register may be set to 1 (interrupt requested) when the KIEN register is rewritten. Refer to 11.8.4 Changing Interrupt Sources.

# 11.5.3 Key Input Enable Register 1 (KIEN1)

Address	Address 01FFh										
Bit	b7	b6	b5	b4	b3	b2	b1	b0			
Symbol	KI7PL	KI7EN	KI6PL	KI6EN	KI5PL	KI5EN	KI4PL	KI4EN			
After Reset	0	0	0	0	0	0	0	0			

Bit	Symbol	Bit Name	Function	R/W
b0	KI4EN	KI4 input enable bit	0: Disabled 1: Enabled	R/W
b1	KI4PL	KI4 input polarity select bit	0: Falling edge 1: Rising edge	R/W
b2	KI5EN	KI5 input enable bit	0: Disabled 1: Enabled	R/W
b3	KI5PL	KI5 input polarity select bit	0: Falling edge 1: Rising edge	R/W
b4	KI6EN	KI6 input enable bit	0: Disabled 1: Enabled	R/W
b5	KI6PL	KI6 input polarity select bit	0: Falling edge 1: Rising edge	R/W
b6	KI7EN	KI7 input enable bit	0: Disabled 1: Enabled	R/W
b7	KI7PL	KI7 input polarity select bit	0: Falling edge 1: Rising edge	R/W

The IR bit in the KUPIC register may be set to 1 (interrupt requested) when the KIEN1 register is rewritten. Refer to 11.8.4 Changing Interrupt Sources.

#### 11.6 Address Match Interrupt

An address match interrupt request is generated immediately before execution of the instruction at the address indicated by the RMADi (i = 0 or 1) register. This interrupt is used as a break function by the debugger. When the on-chip debugger is used, do not set an address match interrupt (registers AIER0, AIER1, RMAD0, and RMAD1, and fixed vector tables) in the user system.

Set the starting address of any instruction in the RMADi (i = 0 or 1) register. The AIERi bit in the AIERi register can be used to select the interrupt enabled or disabled. The address match interrupt is not affected by the I flag and IPL.

The PC value (refer to 11.3.7 Saving Registers) which is saved on the stack when an address match interrupt request is acknowledged varies depending on the instruction at the address indicated by the RMADi register. (The appropriate return address is not saved on the stack.) When returning from the address match interrupt, follow one of the following means:

- Rewrite the contents of the stack and use the REIT instruction to return.
- Use an instruction such as POP to restore the stack to its previous state before the interrupt request was acknowledged. Then use a jump instruction to return.

Table 11.8 lists the PC Value Saved on Stack When Address Match Interrupt Request is Acknowledged.

Table 11.8 PC Value Saved on Stack When Address Match Interrupt Request is Acknowledged

	Address Inc	dicated by F	RMADi Registe	er (i = 0 or 1	)	PC Value Saved (1)
<ul> <li>Instruction</li> </ul>	with 2-byte op	peration coc	le <sup>(2)</sup>			Address indicated by
<ul> <li>Instruction</li> </ul>	with 1-byte op	RMADi register + 2				
ADD.B:S	#IMM8,dest	SUB.B:S	#IMM8,dest	AND.B:S	#IMM8,dest	
OR.B:S	#IMM8,dest	MOV.B:S	#IMM8,dest	STZ		
STNZ	#IMM8,dest	STZX	#IMM81,#IMI	M82,dest		
CMP.B:S	#IMM8,dest	PUSHM	src	POPM	dest	
JMPS	#IMM8	JSRS	#IMM8			
MOV.B:S	#IMM,dest (h	owever, des	st = A0  or  A1)			
<ul> <li>Instruction</li> </ul>	s other than lis		Address indicated by			
						RMADi register + 1

#### Notes:

- 1. Refer to the 11.3.7 Saving Registers.
- 2. Operation code: Refer to the R8C/Tiny Series Software Manual (REJ09B0001).

**Chapter 4. Instruction Code/Number of Cycles** contains diagrams showing operation code below each syntax. Operation code is shown in the bold frame in the diagrams.

Table 11.9 Correspondence Between Address Match Interrupt Sources and Associated Registers

Address Match Interrupt Source	Address Match Interrupt Enable Bit	Address Match Interrupt Register
Address match interrupt 0	AIER00	RMAD0
Address match interrupt 1	AIER10	RMAD1

# 11.6.1 Address Match Interrupt Enable Register i (AIERi) (i = 0 or 1)

Address 01C3h (AIER0), 01C7h (AIER1)

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_		_	_	_	_	AIER00	AIER0 register
After Reset	0	0	0	0	0	0	0	0	•
_									
0		1		ı		1	ı	AIED40	AIDD4

Symbol	_	_	_	_	_	_	_	AIER10	AIER1 register
After Reset	0	0	0	0	0	0	0	0	•

Bit	Symbol	Bit Name	Function	R/W
b0	AIERi0	Address match interrupt i enable bit	0: Disabled	R/W
			1: Enabled	
b1	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_
b2	_			
b3	_			
b4	_			
b5	_			
b6	_			
b7	_			

# 11.6.2 Address Match Interrupt Register i (RMADi) (i = 0 or 1)

Address 01C2h to 01C0h (RMAD0), 01C6h to 01C4h (RMAD1)

71001000	01021110	010011 (1111	,, ibo), o i o	011 10 0 10	טווון ווויוו	' /		
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_		_	_	_	_	_	_
After Reset	Х	Х	Χ	Χ	Х	Х	Х	Χ
Bit	b15	b14	b13	b12	b11	b10	b9	b8
[							1	

BIL	015	014	013	DIZ	DII	טוט	D9	D8
Symbol	_	_	1	_	_	_	_	_
After Reset	Χ	Х	Х	Х	Х	Х	Х	Х

Bit	b23	b22	b21	b20	b19	b18	b17	b16
Symbol	_	_	_	_	_	_	_	_
After Reset	0	0	0	0	X	X	X	Х

Bit	Symbol	Function	Setting Range	R/W	
b19 to b0	_	Address setting register for address match interrupt	00000h to FFFFFh	R/W	
b20	_	Nothing is assigned. If necessary, set to 0. When read, the content is 0.			
b21	_				
b22	_				
b23	_				

# 11.7 Interrupts of Timer RC, Timer RD, Timer RG, Synchronous Serial Communication Unit, I<sup>2</sup>C bus Interface, and Flash Memory (Interrupts with Multiple Interrupt Request Sources)

The interrupts of timer RC, timer RD (timer RD0) interrupt, timer RD (timer RD1), timer RG, the synchronous serial communication unit, the I<sup>2</sup>C bus interface, and the flash memory each have multiple interrupt request sources. An interrupt request is generated by the logical OR of several interrupt request sources and is reflected in the IR bit in the corresponding interrupt control register. Therefore, each of these peripheral functions has its own interrupt request source status register (status register) and interrupt request source enable register (enable register) to control the generation of interrupt requests (change of the IR bit in the interrupt control register). Table 11.10 lists the Registers Associated with Interrupts of Timer RC, Timer RD, Timer RG, Synchronous Serial Communication Unit, I<sup>2</sup>C bus Interface, and Flash Memory and Figure 11.12 shows a Block Diagram of Timer RD Interrupt.

Table 11.10 Registers Associated with Interrupts of Timer RC, Timer RD, Timer RG, Synchronous Serial Communication Unit, I<sup>2</sup>C bus Interface, and Flash Memory

Peripheral Function		Status Register of	Enable Register of	Interrupt Control	
Name		Interrupt Request Source	Interrupt Request Source	Register	
Timer RC		TRCSR	TRCIER	TRCIC	
Timer RD	Timer RD0	TRDSR0	TRDIER0	TRD0IC	
	Timer RD1	TRDSR1	TRDIER1	TRD1IC	
Timer RG		TRGSR	TRGIER	TRGIC	
Synchronous serial communication unit		SSSR	SSER	SSUIC	
I <sup>2</sup> C bus interface		ICSR	ICIER	IICIC	
Flash memory		sh memory RDYSTI		FMRDYIC	
		BSYAEI	BSYAEIE		
			CMDERIE		




Figure 11.12 Block Diagram of Timer RD Interrupt

As with other maskable interrupts, the interrupts of timer RC, timer RD (timer RD0), timer RD (timer RD1), timer RG, the synchronous serial communication unit, the I<sup>2</sup>C bus interface, and the flash memory are controlled by the combination of the I flag, IR bit, bits ILVL0 to ILVL2, and IPL. However, since each interrupt source is generated by a combination of multiple interrupt request sources, the following differences from other maskable interrupts apply:

- When bits in the enable register are set to 1 and the corresponding bits in the status register are set to 1 (interrupt enabled), the IR bit in the interrupt control register is set to 1 (interrupt requested).
- When either bits in the status register or the corresponding bits in the enable register, or both are set to 0, the IR bit is set to 0 (no interrupt requested).
  - That is, even if the interrupt is not acknowledged after the IR bit is set to 1, the interrupt request will not be retained.
  - Also, the IR bit is not set to 0 even if 0 is written to this bit.
- Individual bits in the status register are not automatically set to 0 even if the interrupt is acknowledged. The IR bit is also not automatically set to 0 when the interrupt is acknowledged. Set individual bits in the status register to 0 in the interrupt routine. Refer to the status register figure for how to set individual bits in the status register to 0.
- When multiple bits in the enable register are set to 1 and other request sources are generated after the IR bit is set to 1, the IR bit remains 1.
- When multiple bits in the enable register are set to 1, use the status register to determine which request source causes an interrupt.

Refer to chapters of the individual peripheral functions (19. Timer RC, 20. Timer RD, 22. Timer RG, 26. Synchronous Serial Communication Unit (SSU), 27. I<sup>2</sup>C bus Interface, and 33. Flash Memory) for the status register and enable register.

For the interrupt control register, refer to 11.3 Interrupt Control.

# 11.8 Notes on Interrupts

#### 11.8.1 Reading Address 00000h

Do not read address 00000h by a program. When a maskable interrupt request is acknowledged, the CPU reads interrupt information (interrupt number and interrupt request level) from 00000h in the interrupt sequence. At this time, the IR bit for the acknowledged interrupt is set to 0.

If address 00000h is read by a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts is set to 0. This may cause the interrupt to be canceled, or an unexpected interrupt to be generated.

#### 11.8.2 SP Setting

Set a value in the SP before an interrupt is acknowledged. The SP is set to 0000h after a reset. If an interrupt is acknowledged before setting a value in the SP, the program may run out of control.

#### 11.8.3 External Interrupt, Key Input Interrupt

Either the low-level width or high-level width shown in the Electrical Characteristics is required for the signal input to pins  $\overline{\text{INT0}}$  to  $\overline{\text{INT7}}$  and pins  $\overline{\text{KI0}}$  to  $\overline{\text{KI7}}$ , regardless of the CPU clock.

For details, refer to Table 34.23 Timing Requirements of External Interrupt  $\overline{INTi}$  (i = 0 to 7) and Key Input Interrupt  $\overline{KIi}$  (i = 0 to 7).

#### 11.8.4 Changing Interrupt Sources

The IR bit in the interrupt control register may be set to 1 (interrupt requested) when the interrupt source changes. To use an interrupt, set the IR bit to 0 (no interrupt requested) after changing interrupt sources.

Changing interrupt sources as referred to here includes all factors that change the source, polarity, or timing of the interrupt assigned to a software interrupt number. Therefore, if a mode change of a peripheral function involves the source, polarity, or timing of an interrupt, set the IR bit to 0 (no interrupt requested) after making these changes. Refer to the descriptions of the individual peripheral functions for related interrupts.

Figure 11.13 shows a Procedure Example for Changing Interrupt Sources.




Figure 11.13 Procedure Example for Changing Interrupt Sources

#### 11.8.5 **Rewriting Interrupt Control Register**

- (a) The contents of the interrupt control register can be rewritten only while no interrupt requests corresponding to that register are generated. If an interrupt request may be generated, disable the interrupt before rewriting the contents of the interrupt control register.
- (b) When rewriting the contents of the interrupt control register after disabling the interrupt, be careful to choose appropriate instructions.

### Changing any bit other than the IR bit

If an interrupt request corresponding to the register is generated while executing the instruction, the IR bit may not be set to 1 (interrupt requested), and the interrupt may be ignored. If this causes a problem, use one of the following instructions to rewrite the contents of the register:

AND, OR, BCLR, and BSET.

### Changing the IR bit

Depending on the instruction used, the IR bit may not be set to 0 (no interrupt requested). Use the MOV instruction to set the IR bit to 0.

(c) When using the I flag to disable an interrupt, set the I flag as shown in the sample programs below. Refer to (b) regarding rewriting the contents of interrupt control registers using the sample programs.

Examples 1 to 3 shows how to prevent the I flag from being set to 1 (interrupts enabled) before the contents of the interrupt control register are rewritten for the effects of the internal bus and the instruction queue buffer.

# Example 1: Use the NOP instructions to pause program until the interrupt control register is rewritten

INT SWITCH1:

FCLR ; Disable interrupts I

AND.B #00H,0056H ; Set the TRAIC register to 00h

NOP

**NOP** 

**FSET** ; Enable interrupts

### **Example 2:** Use a dummy read to delay the FSET instruction

INT SWITCH2:

FCLR ; Disable interrupts

AND.B #00H,0056H ; Set the TRAIC register to 00h

MOV.W MEM.R0 ; Dummy read **FSET** ; Enable interrupts

### **Example 3:** Use the POPC instruction to change the I flag

INT\_SWITCH3:

PUSHC FLG

**FCLR** I ; Disable interrupts

AND.B #00H,0056H ; Set the TRAIC register to 00h

POPC FLG ; Enable interrupts

### 12. ID Code Areas

The ID code areas are used to implement a function that prevents the flash memory from being rewritten in standard serial I/O mode. This function prevents the flash memory from being read, rewritten, or erased.

### 12.1 Introduction

The ID code areas are assigned to 0FFDFh, 0FFE3h, 0FFE8h, 0FFE9h, 0FFF3h, 0FFF7h, and 0FFF8h of the respective vector highest-order addresses of the fixed vector table. Figure 12.1 shows the ID Code Areas.




Figure 12.1 ID Code Areas

### 12.2 Functions

The ID code areas are used in standard serial I/O mode. Unless 3 bytes (addresses 0FFFCh to 0FFFEh) of the reset vector are set to FFFFFh, the ID codes stored in the ID code areas and the ID codes sent from the serial programmer or the on-chip debugging emulator are checked to see if they match. If the ID codes match, the commands sent from the serial programmer or the on-chip debugging emulator are acknowledged. If the ID codes do not match, the commands are not acknowledged. To use the serial programmer or the on-chip debugging emulator, first write predetermined ID codes to the ID code areas.

If 3 bytes (addresses 0FFFCh to 0FFFEh) of the reset vector are set to FFFFFFh, the ID codes are not checked and all commands are accepted.

The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

The character sequence of the ASCII codes "ALeRASE" is the reserved word used for the forced erase function. The character sequence of the ASCII codes "Protect" is the reserved word used for the standard serial I/O mode disabled function. Table 12.1 shows the ID Code Reserved Word. The reserved word is a set of reserved characters when all the addresses and data in the ID code storage addresses sequentially match Table 12.1. When the forced erase function or standard serial I/O mode disabled function is not used, use another character sequence of the ASCII codes.

Table 12.1 ID Code Reserved Word

ID Code Storage Address		ID Code Reserved Word (ASCII) (1)		
		ALeRASE	Protect	
0FFDFh	ID1	41h (upper-case "A")	50h (upper-case "P")	
0FFE3h	ID2	4Ch (upper-case "L")	72h (lower-case "r")	
0FFEBh	ID3	65h (lower-case "e")	6Fh (lower-case "o")	
0FFEFh	ID4	52h (upper-case "R")	74h (lower-case "t")	
0FFF3h	ID5	41h (upper-case "A")	65h (lower-case "e")	
0FFF7h	ID6	53h (upper-case "S")	63h (lower-case "c")	
0FFFBh	ID7	45h (upper-case "E")	74h (lower-case "t")	

### Note:

### 1. Reserve word:

A set of characters when all the addresses and data in the ID code storage addresses sequentially match Table 12.1.

#### **Forced Erase Function** 12.3

This function is used in standard serial I/O mode. When the ID codes sent from the serial programmer or the onchip debugging emulator are "ALeRASE" in ASCII code, the content of the user ROM area will be erased at once. However, if the contents of the ID code addresses are set to other than "ALERASE" (other than Table 12.1 ID Code Reserved Word) when the ROMCR bit in the OFS register is set to 1 and the ROMCP1 bit is set to 0 (ROM code protect enabled), forced erasure is not executed and the ID codes are checked with the ID code check function. Table 12.2 lists the Conditions and Operations of Forced Erase Function.

When the contents of the ID code addresses are set to "ALERASE" in ASCII code, if the ID codes sent from the serial programmer or the on-chip debugging emulator are "ALeRASE", the content of the user ROM area will be erased. If the ID codes sent from the serial programmer are other than "ALeRASE", the ID codes do not match and no command is acknowledged, thus the user ROM area remains protected.

**Table 12.2 Conditions and Operations of Forced Erase Function** 

	Condition		
ID code from serial programmer or on-chip debugging emulator	ID code in ID code storage address	Bits ROMCP1 and ROMCR in OFS register	Operation
ALeRASE	ALeRASE	_	All erasure of user ROM
	Other than ALeRASE (1)	Other than 01b	area (forced erase function)
		(ROM code protect disabled)	
		01b	ID code check
		(ROM code protect enabled)	(ID code check function)
Other than ALeRASE	ALeRASE	_	ID code check
			(ID code check function.
			No ID code match)
	Other than ALeRASE (1)	_	ID code check
			(ID code check function)

Note:

#### 12.4 Standard Serial I/O Mode Disabled Function

This function is used in standard serial I/O mode. When the I/D codes in the ID code storage addresses are set to the reserved character sequence of the ASCII codes "Protect" (refer to Table 12.1 ID Code Reserved Word), communication with the serial programmer or the on-chip debugging emulator is not performed. This does not allow the flash memory to be read, rewritten, or erased using the serial programmer or the on-chip debugging emulator.

Also, if the ID codes are also set to the reserved character sequence of the ASCII codes "Protect" when the ROMCR bit in the OFS register is set to 1 and the ROMCP1 bit is set to 0 (ROM code protect enabled), ROM code protection cannot be disabled using the serial programmer or the on-chip debugging emulator. This prevents the flash memory from being read, rewritten, or erased using the serial programmer, the on-chip debugging emulator, or the parallel programmer.

<sup>1.</sup> For "Protect", refer to 12.4 Standard Serial I/O Mode Disabled Function.

### 12.5 Notes on ID Code Areas

# 12.5.1 Setting Example of ID Code Areas

The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. The following shows a setting example.

• To set 55h in all of the ID code areas

.org 00FFDCH

.lword dummy | (55000000h) ; UND .lword dummy | (55000000h) ; INTO

.lword dummy; BREAK

.lword dummy | (55000000h) ; ADDRESS MATCH .lword dummy | (55000000h) ; SET SINGLE STEP

.lword dummy | (55000000h) ; WDT

.lword dummy | (55000000h) ; ADDRESS BREAK

.lword dummy | (55000000h) ; RESERVE

(Programming formats vary depending on the compiler. Check the compiler manual.)

# 13. Option Function Select Area

### 13.1 Introduction

The option function select area is used to select the MCU state after a reset, the function to prevent rewriting in parallel I/O mode, or the watchdog timer operation. The reset vector highest-order-addresses, 0FFFFh and 0FFDBh, are assigned as the option function select area. Figure 13.1 shows the Option Function Select Area.




Figure 13.1 Option Function Select Area

# 13.2 Registers

Registers OFS and OFS2 are used to select the MCU state after a reset, the function to prevent rewriting in parallel I/O mode, or the watchdog timer operation.

# 13.2.1 Option Function Select Register (OFS)



Bit	Symbol	Bit Name	Function	R/W
b0	WDTON	Watchdog timer start select bit	0: Watchdog timer automatically starts after reset	R/W
			1: Watchdog timer is stopped after reset	
b1	_	Reserved bit	Set to 1.	R/W
b2	ROMCR	ROM code protect disable bit	0: ROM code protect disabled	R/W
			1: ROMCP1 bit enabled	
b3	ROMCP1	ROM code protect bit	0: ROM code protect enabled	R/W
			1: ROM code protect disabled	
b4	_	Reserved bits	Set to 1.	R/W
b5	_			
b6	_			
b7	CSPROINI	Count source protection mode	0: Count source protection mode enabled after reset	
		after reset select bit	1: Count source protection mode disabled after reset	

### Notes:

1. The OFS register is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

Do not write additions to the OFS register. If the block including the OFS register is erased, the OFS register is set to FFh.

When blank products are shipped, the OFS register is set to FFh. It is set to the written value after written by the user

When factory-programming products are shipped, the value of the OFS register is the value programmed by the user.

For a setting example of the OFS register, refer to 13.3.1 Setting Example of Option Function Select Area.

# 13.2.2 Option Function Select Register 2 (OFS2)

Address 0FFDBh Bit b5 b7 b6 b4 b3 b2 b1 b0 Symbol WDTRCS1 WDTRCS0 WDTUFS1 WDTUFS0 After Reset User Setting Value (1)

Bit	Symbol	Bit Name	Function	R/W
b0	WDTUFS0	Watchdog timer underflow period set bit	0 0: 03FFh	R/W
b1	WDTUFS1		0 1: 0FFFh 1 0: 1FFFh 1 1: 3FFFh	R/W
b2	WDTRCS0	Watchdog timer refresh acknowledgement period	b3 b2 0 0: 25%	R/W
b3	WDTRCS1	set bit	0 1: 50% 1 0: 75% 1 1: 100%	R/W
b4	_	Reserved bits	Set to 1.	R/W
b5	_			
b6	_			
b7	_			

### Note:

1. The OFS2 register is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

Do not write additions to the OFS2 register. If the block including the OFS2 register is erased, the OFS2 register is set to FFh.

When blank products are shipped, the OFS2 register is set to FFh. It is set to the written value after written by the user.

When factory-programming products are shipped, the value of the OFS2 register is the value programmed by the user.

For a setting example of the OFS2 register, refer to 13.3.1 Setting Example of Option Function Select Area.

# Bits WDTRCS0 and WDTRCS1 (Watchdog Timer Refresh Acknowledgement Period Set Bit)

Assuming that the period from when the watchdog timer starts counting until it underflows is 100%, the refresh acknowledgement period for the watchdog timer can be selected.

For details, refer to 15.3.1.1 Refresh Acknowledgment Period.

#### 13.3 **Notes on Option Function Select Area**

#### 13.3.1 **Setting Example of Option Function Select Area**

The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. The following shows a setting example.

- To set FFh in the OFS register .org 00FFFCH .lword reset | (0FF000000h); RESET (Programming formats vary depending on the compiler. Check the compiler manual.)
- To set FFh in the OFS2 register .org 00FFDBH .byte 0FFh (Programming formats vary depending on the compiler. Check the compiler manual.)

# 14. Watchdog Timer

The watchdog timer is a function that detects when a program is out of control. Use of the watchdog timer is recommended to improve the reliability of the system.

### 14.1 Introduction

The watchdog timer contains a 14-bit counter and allows selection of count source protection mode enable or disable.

Table 14.1 lists the Watchdog Timer Specifications.

Refer to **5.3 Watchdog Timer Reset** for details of the watchdog timer reset.

Figure 14.1 shows the Watchdog Timer Block Diagram.

Table 14.1 Watchdog Timer Specifications

Count Source Protection Mode	Count Source Protection Mode				
Disabled	Enabled				
CPU clock	Low-speed on-chip oscillator clock				
	for the watchdog timer				
Decrement					
Either of the following can be selected:					
After a reset, count starts automatical	•				
<ul> <li>Count starts by writing to the WDTS r</li> </ul>	egister.				
Stop mode, wait mode	None				
• Reset					
	register (with acknowledgement period				
	Watchdog timer reset				
5					
	IDTC register or the CMO7 bit in				
_	VD1C register of the Civio7 bit in				
Whether count source protection mod	de is enabled or disabled after a reset				
can be selected by the CSPROINI bit					
	· · · · · ·				
	DFS register (flash memory).				
S S	TUES1 in the OES2 register				
	Disabled CPU clock  Decrement Either of the following can be selected: • After a reset, count starts automatical • Count starts by writing to the WDTS r Stop mode, wait mode • Reset • Write 00h and then FFh to the WDTR setting). (1) • Underflow Watchdog timer interrupt or watchdog timer reset • Division ratio of the prescaler Selectable by the WDTC7 bit in the W the CM0 register. • Count source protection mode Whether count source protection mode				

### Note:

1. Write the WDTR register during the count operation of the watchdog timer.




Figure 14.1 Watchdog Timer Block Diagram

# 14.2 Registers

# 14.2.1 Processor Mode Register 1 (PM1)

Address 0005h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	PM12	_	_
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	_	Reserved bits	Set to 0.	R/W
b1	_			
b2	PM12	WDT interrupt/reset switch bit	0: Watchdog timer interrupt	R/W
			1: Watchdog timer reset (1)	
b3	_	Nothing is assigned. If necessary,	set to 0. When read, the content is 0.	_
b4				
b5				
b6	_			
b7	_	Reserved bit	Set to 0.	R/W

### Note:

1. The PM12 bit is set to 1 when 1 is written by a program (and remains unchanged even if 0 is written to it). This bit is automatically set to 1 when the CSPRO bit in the CSPR register is set to 1 (count source protection mode enabled).

Set the PRC1 bit in the PRCR register to 1 (write enabled) before rewriting the PM1 register.

# 14.2.2 Watchdog Timer Reset Register (WDTR)

Address 000Dh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	_
After Reset	X	X	X	X	X	X	X	X

Bit	Function	R/W
	Writing 00h and then FFh into this register initializes the watchdog timer.	W
	The initial value of the watchdog timer is specified by bits WDTUFS0 and WDTUF1 in the OFS2	
	register. (1)	

### Note:

1. Write the WDTR register during the count operation of the watchdog timer.

# 14.2.3 Watchdog Timer Start Register (WDTS)

Address 000Eh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	_
After Reset	Χ	Х	Х	Х	Х	Х	Х	Х

Bit	Function	R/W
b7 to b0	A write instruction to this register starts the watchdog timer.	W

#### **Watchdog Timer Control Register (WDTC)** 14.2.4

Address 000Fh Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol WDTC7 After Reset

Bit	Symbol	Bit Name	Function	R/W			
b0	_	The following bits of the watchdog		R			
b1	<u> </u>		When bits WDTUFS1 to WDTUFS0 in the OFS2 register are				
b2		00b (03FFh): b5 to b0		R			
b3	_	01b (0FFFh): b7 to b2		R			
b4	_	10b (1FFFh): b8 to b3					
b5	_	11b (3FFFh): b9 to b4		R			
b6	_	Reserved bit	When read, the content is 0.	R			
b7	WDTC7	Prescaler select bit	0: Divide-by-16 1: Divide-by-128	R/W			

# **Count Source Protection Mode Register (CSPR)**

Address 001Ch Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol CSPRO After Reset 0 0 0 0 0 0 0 (Note 1)

Bit	Symbol	Bit Name	Function	R/W
b0	_	Reserved bits	Set to 0.	R/W
b1	_			
b2	_			
b3	_			
b4	_			
b5	_			
b6	_			
b7	CSPRO	Count source protection mode select bit (2)	Count source protection mode disabled     Count source protection mode enabled	R/W

### Notes:

- 1. When 0 is written to the CSPROINI bit in the OFS register, the value after reset is 10000000b.
- 2. To set the CSPRO bit to 1, write 0 and then 1 to it. This bit cannot be set to 0 by a program.

# 14.2.6 Option Function Select Register (OFS)

Address 0FFFFh Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol CSPROINI ROMCP1 ROMCR WDTON After Reset User Setting Value (1)

Bit	Symbol	Bit Name	Function	R/W
b0	WDTON	Watchdog timer start select bit	Watchdog timer automatically starts after reset     Watchdog timer is stopped after reset	R/W
b1	_	Reserved bit	Set to 1.	R/W
b2	ROMCR	ROM code protect disable bit	0: ROM code protect disabled 1: ROMCP1 bit enabled	R/W
b3	ROMCP1	ROM code protect bit	ROM code protect enabled     ROM code protect disabled	R/W
b4	_	Reserved bits	Set to 1.	R/W
b5	_			
b6	_			
b7	CSPROINI	Count source protection mode after reset select bit	Count source protection mode enabled after reset     Count source protection mode disabled after reset	

### Notes:

1. The OFS register is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

Do not write additions to the OFS register. If the block including the OFS register is erased, the OFS register is set to FFh.

When blank products are shipped, the OFS register is set to FFh. It is set to the written value after written by the user.

When factory-programming products are shipped, the value of the OFS register is the value programmed by the user.

For a setting example of the OFS register, refer to 13.3.1 Setting Example of Option Function Select Area.

# 14.2.7 Option Function Select Register 2 (OFS2)

Address	ddress 0FFDBh							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	WDTRCS1	WDTRCS0	WDTUFS1	WDTUFS0
After Reset	User Setting Value (1)							

Bit	Symbol	Bit Name	Function	R/W
b0	WDTUFS0	Watchdog timer underflow period set bit	0 0: 03FFh	R/W
b1	WDTUFS1		0 1: 0FFFh 1 0: 1FFFh 1 1: 3FFFh	R/W
b2	WDTRCS0	Watchdog timer refresh acknowledgement period	b3 b2 0 0: 25%	R/W
b3	WDTRCS1	set bit	0 1: 50% 1 0: 75% 1 1: 100%	R/W
b4	_	Reserved bits	Set to 1.	R/W
b5	_			
b6	_			
b7	_			

### Note:

1. The OFS2 register is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

Do not write additions to the OFS2 register. If the block including the OFS2 register is erased, the OFS2 register is set to FFh.

When blank products are shipped, the OFS2 register is set to FFh. It is set to the written value after written by the user.

When factory-programming products are shipped, the value of the OFS2 register is the value programmed by the user.

For a setting example of the OFS2 register, refer to 13.3.1 Setting Example of Option Function Select Area.

# Bits WDTRCS0 and WDTRCS1 (Watchdog Timer Refresh Acknowledgement Period Set Bit)

Assuming that the period from when the watchdog timer starts counting until it underflows is 100%, the refresh acknowledgement period for the watchdog timer can be selected.

For details, refer to 15.3.1.1 Refresh Acknowledgment Period.

#### 14.3 **Functional Description**

#### 14.3.1 **Common Items for Multiple Modes**

#### 14.3.1.1 Refresh Acknowledgment Period

The period for acknowledging refreshment operation to the watchdog timer (write to the WDTR register) can be selected by bits WDTRCS0 and WDTRCS1 in the OFS2 register. Figure 14.2 shows the Refresh Acknowledgement Period for Watchdog Timer.

Assuming that the period from when the watchdog timer starts counting until it underflows is 100%, a refresh operation executed during the refresh acknowledgement period is acknowledged. Any refresh operation executed during the period other than the above is processed as an incorrect write, and a watchdog timer interrupt or watchdog timer reset (selectable by the PM12 bit in the PM1 register) is generated.

Do not execute any refresh operation while the count operation of the watchdog timer is stopped.




Figure 14.2 Refresh Acknowledgement Period for Watchdog Timer

### 14.3.2 Count Source Protection Mode Disabled

The count source for the watchdog timer is the CPU clock when count source protection mode is disabled. Table 14.2 lists the Watchdog Timer Specifications (Count Source Protection Mode Disabled).

Table 14.2 Watchdog Timer Specifications (Count Source Protection Mode Disabled)

Item	Specification
Count source	CPU clock
Count operation	Decrement
Period	Division ratio of prescaler (n) × count value of watchdog timer (m) (1)
	CPU clock
	n: 16 or 128 (selected by the WDTC7 bit in the WDTC register), or
	2 when the low-speed clock is selected (CM07 bit in CM0 register = 1)
	m: Value set by bits WDTUFS0 and WDTUFS1 in the OFS2 register
	Example:
	The period is approximately 13.1 ms when:
	- The CPU clock frequency is set to 20 MHz.
	- The prescaler is divided by 16.
	- Bits WDTUFS1 to WDTUFS0 are set to 11b (3FFFh).
Watchdog timer	• Reset
initialization conditions	• Write 00h and then FFh to the WDTR register. (3)
0 1 1 1 111	• Underflow
Count start conditions	The operation of the watchdog timer after a reset is selected by
	the WDTON bit <sup>(2)</sup> in the OFS register (address 0FFFFh).
	• When the WDTON bit is set to 1 (watchdog timer is stopped after reset).
	The watchdog timer and prescaler are stopped after a reset and
	start counting when the WDTS register is written to.  • When the WDTON bit is set to 0 (watchdog timer starts automatically after
	reset).
	The watchdog timer and prescaler start counting automatically after a reset.
Count stop condition	Stop mode, wait mode (Count resumes from the retained value after exiting.)
Operations at underflow	• When the PM12 bit in the PM1 register is set to 0.
,	Watchdog timer interrupt
	When the PM12 bit in the PM1 register is set to 1.
	Watchdog timer reset (refer to 5.3 Watchdog Timer Reset)

### Notes:

- 1. The watchdog timer is initialized when 00h and then FFh is written to the WDTR register. The prescaler is initialized after a reset. This may cause some errors due to the prescaler during the watchdog timer period.
- 2. The WDTON bit cannot be changed by a program. To set this bit, write 0 to bit 0 of address 0FFFFh with a flash programmer.
- 3. Write the WDTR register during the count operation of the watchdog timer.

### 14.3.3 Count Source Protection Mode Enabled

The count source for the watchdog timer is the low-speed on-chip oscillator clock for the watchdog timer when count source protection mode is enabled. If the CPU clock stops when a program is out of control, the clock can still be supplied to the watchdog timer.

Table 14.3 lists the Watchdog Timer Specifications (Count Source Protection Mode Enabled).

Table 14.3 Watchdog Timer Specifications (Count Source Protection Mode Enabled)

Item	Specification
Count source	Low-speed on-chip oscillator clock
Count operation	Decrement
Period	Count value of watchdog timer (m)
	Low-speed on-chip oscillator clock for the watchdog timer
	m: Value set by bits WDTUFS0 and WDTUFS1 in the OFS2 register
	Example:
	The period is approximately 8.2 ms when:
	- The on-chip oscillator clock for the watchdog timer is set to 125 kHz.
	- Bits WDTUFS1 to WDTUFS0 are set to 00b (03FFh).
Watchdog timer	• Reset
initialization conditions	Write 00h and then FFh to the WDTR register. (3)
	Underflow
Count start conditions	The operation of the watchdog timer after a reset is selected by
	the WDTON bit (1) in the OFS register (address 0FFFFh).
	When the WDTON bit is set to 1 (watchdog timer is stopped after reset).
	The watchdog timer and prescaler are stopped after a reset and
	start counting when the WDTS register is written to.
	When the WDTON bit is set to 0 (watchdog timer starts automatically after reset).
	The watchdog timer and prescaler start counting automatically after a reset.
Count stop condition	None (Count does not stop even in wait mode and stop mode once it starts.)
Operation at underflow	Watchdog timer reset (Refer to 5.3 Watchdog Timer Reset.)
Registers, bits	When the CSPPRO bit in the CSPR register is set to 1 (count source)
	protection mode enabled) (2), the following are set automatically:
	- The low-speed on-chip oscillator for the watchdog timer is on.
	- The PM12 bit in the PM1 register is set to 1 (watchdog timer reset when the
	watchdog timer underflows).
Natao	•

### Notes:

- 1. The WDTON bit cannot be changed by a program. To set this bit, write 0 to bit 0 of address 0FFFFh with a flash programmer.
- 2. Even if 0 is written to the CSPROINI bit in the OFS register, the CSPRO bit is set to 1. The CSPROINI bit cannot be changed by a program. To set this bit, write 0 to bit 7 of address 0FFFFh with a flash programmer.
- 3. Write the WDTR register during the count operation of the watchdog timer.

### 15. DTC

The DTC (data transfer controller) is a function that transfers data between the SFR and on-chip memory without using the CPU. This chip incorporates one DTC channel. The DTC is activated by a peripheral function interrupt to perform data transfers. The DTC and CPU use the same bus, and the DTC takes priority over the CPU in using the bus. To control DTC data transfers, control data comprised of a transfer source address, a transfer destination address, and operating modes are allocated in the DTC control data area. Each time the DTC is activated, the DTC reads control data to perform data transfers.

### 15.1 Overview

Table 15.1 lists the DTC Specifications and Figure 15.1 shows DTC Block Diagram.

Table 15.1 DTC Specifications

Item		Specification			
		38 sources			
Allocatable control data		24 sets			
Address space which can be t	ransferred	64 Kbytes (00000h to 0FFFFh)			
Maximum number of transfer   Normal mode		256 times			
times	Repeat mode	255 times			
Maximum size of block to be	Normal mode	256 bytes			
transferred	Repeat mode	255 bytes			
Unit of transfers		Byte			
Transfer mode	Normal mode	Transfers end on completion of the transfer causing the DTCCTj register value to change from 1 to 0.			
	Repeat mode	On completion of the transfer causing the DTCCTj register value to change from 1 to 0, the repeat area address is initialized and the DTRLDj register value is reloaded to the DTCCTj register to continue transfers.			
Address control	Normal mode	Fixed or incremented			
	Repeat mode	Addresses of the area not selected as the repeat area are fixed or incremented.			
Priority of activation sources		See Table 15.5 DTC Activation Sources and DTC Vector Addresses.			
Interrupt request	Normal mode	When the data transfer causing the DTCCTj register value to change from 1 to 0 is performed, the activation source interrupt request is generated for the CPU, and interrupt handling is performed on completion of the data transfer.			
	Repeat mode	When the data transfer causing the DTCCTj register value to change from 1 to 0 is performed while the RPTINT bit in the DTCCRj register is 1 (interrupt generation enabled), the activation source interrupt request is generated for the CPU, and interrupt handling is performed on completion of the transfer.			
Transfer start		When bits DTCENi0 to DTCENi7 in the DTCENi registers are 1 (activation enabled), data transfer is started each time the corresponding DTC activation sources are generated.			
Transfer stop	Normal mode	When bits DTCENi0 to DTCENi7 are set to 0 (activation disabled).  When the data transfer causing the DTCCTj register value to change from 1 to 0 is completed.			
	Repeat mode	When bits DTCENi0 to DTCENi7 are set to 0 (activation disabled).  When the data transfer causing the DTCCTj register value to change from 1 to 0 is completed while the RPTINT bit is 1 (interrupt generation enabled).			

i = 0 to 6, j = 0 to 23




Figure 15.1 DTC Block Diagram

### 15.2 Registers

When the DTC is activated, control data (DTCCRj, DTBLSj, DTCCTj, DTRLDj, DTSARj, and DTDARj, j=0 to 23) allocated in the control data area is read, and then transferred to the control registers (DTCCR, DTBLS, DTCCT, DTRLD, DTSAR, and DTDAR) in the DTC. On completion of the DTC data transfer, the contents of the DTC control registers are written back to the control data area.

Each DTCCR, DTBLS, DTCCT, DTRLD, DTSAR, and DTDAR register cannot be directly read or written to. DTCCRj, DTBLSj, DTCCTj, DTRLDj, DTSARj, and DTDARj are allocated as control data at addresses from 2C40h to 2CFFh in the DTC control data area, and can be directly accessed. Also, registers DTCTL and DTCENi (i = 0 to 6) can be directly accessed.

# 15.2.1 DTC Control Register j (DTCCRj) (j = 0 to 23)

Address See Table 15.4 Control Data Allocation Addresses.

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	RPTINT	CHNE	DAMOD	SAMOD	RPTSEL	MODE
After Reset	Χ	Х	Х	Χ	Х	Χ	X	X

Bit	Symbol	Bit Name	Function	R/W
b0	MODE	Transfer mode select bit	0: Normal mode	R/W
			1: Repeat mode	
b1	RPTSEL	Repeat area select bit (1)	0: Transfer destination is the repeat area.	R/W
			1: Transfer source is the repeat area.	
b2	SAMOD	Source address control bit (2)	0: Fixed	R/W
			1: Incremented	
b3	DAMOD	Destination address control bit (2)	0: Fixed	R/W
			1: Incremented	
b4	CHNE	Chain transfer enable bit (3)	0: Chain transfers disabled	R/W
			1: Chain transfers enabled	
b5	RPTINT	Repeat mode interrupt enable bit (1)	0: Interrupt generation disabled	R/W
		·	1: Interrupt generation enabled	
b6	_	Reserved bits	Set to 0.	R/W
b7				

### Notes:

- 1. This bit is valid when the MODE bit is 1 (repeat mode).
- 2. Settings of bits SAMOD and DAMOD are invalid for the repeat area.
- 3. Set the CHNE bit in the DTCCR23 register to 0 (chain transfers disabled).

# 15.2.2 DTC Block Size Register j (DTBLSj) (j = 0 to 23)

Address See Table 15.4 Control Data Allocation Addresses.

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	_
After Reset	Х	X	X	X	X	X	X	X

Bit	Function	Setting Range	R/W
b7 to b0	These bits specify the size of the data block to be transferred by one	00h to FFh (1)	R/W
	activation.		

### Note:

1. When the DTBLS register is set to 00h, the block size is 256 bytes.

# 15.2.3 DTC Transfer Count Register j (DTCCTj) (j = 0 to 23)

Address See Table 15.4 Control Data Allocation Addresses.

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_	_	_	_	_	_	_	1
After Reset	Х	Х	Х	Х	Х	Х	Х	Х	•

Bit	Function	Setting Range	R/W
b7 to b0	These bits specify the number of times of DTC data transfers.	00h to FFh (1)	R/W

### Note:

# 15.2.4 DTC Transfer Count Reload Register j (DTRLDj) (j = 0 to 23)

Address See Table 15.4 Control Data Allocation Addresses.

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_	_	_	_	_	_	_	
After Reset	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	

Bit	Function	Setting Range	R/W
b7 to b0	This register value is reloaded to the DTCCT register in repeat mode.	00h to FFh (1)	R/W

### Note:

# 15.2.5 DTC Source Address Register j (DTSARj) (j = 0 to 23)

Address See Table 15.4 Control Data Allocation Addresses.

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	_
After Reset	Х	Х	Х	Х	Х	Х	Х	Х
Bit	b15	b14	b13	b12	b11	b10	b9	b8
Symbol	_	_	_	_	_	_	_	_
After Reset	Χ	Χ	Χ	Χ	Χ	Χ	Χ	X

Bit	Function	Setting Range	R/W
b15 to b0	These bits specify a transfer source address for data transfer.	0000h to FFFFh	R/W

# 15.2.6 DTC Destination Register j (DTDARj) (j = 0 to 23)

Address See Table 15.4 Control Data Allocation Addresses.

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	_
After Reset	Х	Х	Х	Х	Х	Х	Х	Х
Bit	b15	b14	b13	b12	b11	b10	b9	b8
Symbol	_	_	_	_	_	_	_	_
After Reset	Х	Х	Χ	Χ	Χ	Χ	Χ	X

Ī	Bit	Function	Setting Range	R/W
Î	b15 to b0	These bits specify a transfer destination address for data transfer.	0000h to FFFFh	R/W

<sup>1.</sup> When the DTCCT register is set to 00h, the number of transfer times is 256. Each time the DTC is activated, the DTCCT register is decremented by 1.

<sup>1.</sup> Set the initial value for the DTCCT register.

# 15.2.7 DTC Activation Enable Register i (DTCENi) (i = 0 to 6)

Address 0088h (DTCEN0), 0089h (DTCEN1), 008Ah (DTCEN2), 008Bh (DTCEN3), 008Ch (DTCEN4), 008Dh (DTCEN5), 008Eh (DTCEN6)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	DTCENi7	DTCENi6	DTCENi5	DTCENi4	DTCENi3	DTCENi2	DTCENi1	DTCENi0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	DTCENi0	DTC activation enable bit	0: Activation disabled	R/W
b1	DTCENi1		1: Activation enabled	R/W
b2	DTCENi2			R/W
b3	DTCENi3			R/W
b4	DTCENi4			R/W
b5	DTCENi5			R/W
b6	DTCENi6			R/W
b7	DTCENi7			R/W

i = 0 to 6

The DTCENi registers enable/disable DTC activation by interrupt sources. Table 15.2 shows Correspondences between Bits DTCENi0 to DTCENi7 (i = 0 to 6) and Interrupt Sources.

Table 15.2 Correspondences between Bits DTCENi0 to DTCENi7 (i = 0 to 6) and Interrupt Sources

Register	DTCENi7	DTCENi6	DTCENi5	DTCENi4	DTCENi3	DTCENi2	DTCENi1	DTCENi0
ricgister	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit
DTCEN0	ĪNT0	ĪNT1	INT2	ĪNT3	ĪNT4	ĪNT5	ĪNT6	ĪNT7
DTCEN1	Key input	A/D	UART0	UART0	UART1	UART1	UART2	UART2
DIOLINI	Rey Input	conversion	reception	transmission	reception	transmission	reception	transmission
DTCEN2	SSU/I <sup>2</sup> C bus receive data full	SSU/I <sup>2</sup> C bus transmit data empty	_	_	_		Timer RC input- capture/ compare- match A	Timer RC input- capture/ compare- match B
DTCEN3	Timer RC input- capture/ compare- match C	Timer RC input- capture/ compare- match D	Timer RD0 input- capture/ compare- match A	Timer RD0 input- capture/ compare- match B	Timer RD0 input- capture/ compare- match C	Timer RD0 input- capture/ compare- match D	Timer RD1 input- capture/ compare- match A	Timer RD1 input- capture/ compare- match B
DTCEN4	Timer RD1 input- capture/ compare- match C	Timer RD1 input- capture/ compare- match D	-	_	-		-	_
DTCEN5	_	_	Timer RE	_	_	_	_	Timer RG input- capture/ compare- match A
DTCEN6	Timer RG input- capture/ compare- match B	Timer RA	_	Timer RB	Flash ready status	_	_	_

#### **DTC Activation Control Register (DTCTL)** 15.2.8

Address	0080h								
Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_	_		_		NMIF	_	
After Reset	0	0	0	0	0	0	0	0	_

Bit	Symbol	Bit Name	Function	R/W				
b0	_	Reserved bit	Set to 0.	R/W				
b1	NMIF	bit <sup>(1)</sup>	Non-maskable interrupts not generated     Non-maskable interrupts generated	R/W				
b2	_	thing is assigned. If necessary, set to 0. When read, the content is 0.						
b3	_							
b4	_							
b5	_							
b6	_							
b7								

### Note:

- 1. The results of writing to these bits are as follows:
  - The bit is set to 0 when it is first read as 1 and then 0 is written to it.
  - The bit remains unchanged even if it is first read as 0 and then 0 is written to it because its previous value is retained. (The bit's value remains 1 even if it is set to 1 from 0 after being read as 0 and having 0 written to it because its previous value is retained.)
  - The bit's value remains unchanged if 1 is written to it.

The DTCTL register controls DTC activation when a non-maskable interrupt (an interrupt by the watchdog timer or oscillation stop detection) is generated.

### NMIF Bit (Non-Maskable Interrupt Generation Bit)

The NMIF bit is set to 1 when a watchdog timer interrupt or an oscillation stop detection interrupt is generated. When the NMIF bit is 1, the DTC is not activated even if the interrupt which enables DTC activation is generated. If the NMIF bit is changed to 1 during DTC transfer, the transfer is continued until it is completed.

When an interrupt source is the watchdog timer, wait for the following cycles before writing 0 to the NMIF bit: If the WDTC7 bit in the WDTC register is set to 0 (divide-by-16 using the prescaler), wait for 16 cycles of the CPU clock after the interrupt source is generated.

If the WDTC7 bit is set to 1 (divide-by-128 using the prescaler), wait for 128 cycles of the CPU clock after the interrupt source is generated.

When an interrupt source is oscillation stop detection, set to the OCD1 bit in the OCD register to 0 (oscillation stop detection interrupt disabled) before writing 0 to the NMIF bit.

# 15.3 Function Description

### 15.3.1 Overview

When the DTC is activated, control data is read from the DTC control data area to perform data transfers and control data after data transfer is written back to the DTC control data area. 24 sets of control data can be stored in the DTC control data area, which allows 24 types of data transfers to be performed.

There are two transfer modes: normal mode and repeat mode. When the CHNE bit in the DTCCRj (j = 0 to 23) register is set to 1 (chain transfers enabled), multiple control data is read and data transfers are continuously performed by one activation source (chain transfers).

A transfer source address is specified by the 16-bit register DTSARj, and a transfer destination address is specified by the 16-bit register DTDARj. The values in the registers DTSARj and DTDARj are separately fixed or incremented according to the control data on completion of the data transfer.

### 15.3.2 Activation Sources

The DTC is activated by an interrupt source. Figure 15.2 is a Block Diagram Showing Control of DTC Activation Sources.

The interrupt sources to activate the DTC are selected with the DTCENi (i = 0 to 6) register.

The DTC sets 0 (activation disabled) to the corresponding bit among bits DTCENi0 to DTCENi7 in the DTCENi register during operation when the setting of data transfer (the first transfer in chain transfers) is either of the following:

- Transfer causing the DTCCTj (j = 0 to 23) register value to change to 0 in normal mode
- Transfer causing the DTCCTj register value to change to 0 while the RPTINT bit in the DTCCRj register is 1 (interrupt generation enabled) in repeat mode

If the data transfer setting is not either of the above and the activation source is an interrupt source for timer RC, timer RD, or the flash memory, the DTC sets 0 to the interrupt source flag corresponding to the activation source during operation.

Table 15.3 shows the DTC Activation Sources and Interrupt Source Flags for Setting to 0 during DTC Operation.

If multiple activation sources are simultaneously generated, DTC activation will be performed according to the DTC activation source priority.

If multiple activation sources are simultaneously generated on completion of DTC operation, the next transfer will be performed according to the priority.

DTC activation is not affected by the I flag or interrupt control register, unlike with interrupt request operation. Therefore, even if interrupt requests cannot be acknowledged because interrupts are disabled, DTC activation requests can be acknowledged. The IR bit in the interrupt control register does not change even when an interrupt source to enable DTC activation is generated.




Figure 15.2 Block Diagram Showing Control of DTC Activation Sources

Table 15.3 DTC Activation Sources and Interrupt Source Flags for Setting to 0 during DTC Operation

DTC activation source generation	Interrupt Source Flag for Setting to 0
Timer RC input-capture/compare-match A	IMFA bit in TRCSR register
Timer RC input-capture/compare-match B	IMFB bit in TRCSR register
Timer RC input-capture/compare-match C	IMFC bit in TRCSR register
Timer RC input-capture/compare-match D	IMFD bit in TRCSR register
Timer RD0 input-capture/compare-match A	IMFA bit in TRDSR0 register
Timer RD0 input-capture/compare-match B	IMFB bit in TRDSR0 register
Timer RD0 input-capture/compare-match C	IMFC bit in TRDSR0 register
Timer RD0 input-capture/compare-match D	IMFD bit in TRDSR0 register
Timer RD1 input-capture/compare-match A	IMFA bit in TRDSR1 register
Timer RD1 input-capture/compare-match B	IMFB bit in TRDSR1 register
Timer RD1 input-capture/compare-match C	IMFC bit in TRDSR1 register
Timer RD1 input-capture/compare-match D	IMFD bit in TRDSR1 register
Flash ready status	RDYSTI bit in FST register

#### **Control Data Allocation and DTC Vector Table** 15.3.3

Control data is allocated in the following order: registers DTCCRj, DTBLSj, DTCCTj, DTRLDj, DTSARj, and DTDARj (j = 0 to 23). Table 15.4 shows the Control Data Allocation Addresses.

**Table 15.4 Control Data Allocation Addresses** 

Register Symbol	Control Data No.	Address	DTCCRj Register	DTBLSj Register	DTCCTj Register	DTRLDj Register	DTSARj Register (Lower 8 Bits)	DTSARj Register (Higher 8 Bits)	DTDARj Register (Lower 8 Bits)	DTDARj Register (Higher 8 Bits)
DTCD0	Control Data 0	2C40h to 2C47h	2C40h	2C41h	2C42h	2C43h	2C44h	2C45h	2C46h	2C47h
DTCD1	Control Data 1	2C48h to 2C4Fh	2C48h	2C49h	2C4Ah	2C4Bh	2C4Ch	2C4Dh	2C4Eh	2C4Fh
DTCD2	Control Data 2	2C50h to 2C57h	2C50h	2C51h	2C52h	2C53h	2C54h	2C55h	2C56h	2C57h
DTCD3	Control Data 3	2C58h to 2C5Fh	2C58h	2C59h	2C5Ah	2C5Bh	2C5Ch	2C5Dh	2C5Eh	2C5Fh
DTCD4	Control Data 4	2C60h to 2C67h	2C60h	2C61h	2C62h	2C63h	2C64h	2C65h	2C66h	2C67h
DTCD5	Control Data 5	2C68h to 2C6Fh	2C68h	2C69h	2C6Ah	2C6Bh	2C6Ch	2C6Dh	2C6Eh	2C6Fh
DTCD6	Control Data 6	2C70h to 2C77h	2C70h	2C71h	2C72h	2C73h	2C74h	2C75h	2C76h	2C77h
DTCD7	Control Data 7	2C78h to 2C7Fh	2C78h	2C79h	2C7Ah	2C7Bh	2C7Ch	2C7Dh	2C7Eh	2C7Fh
DTCD8	Control Data 8	2C80h to 2C87h	2C80h	2C81h	2C82h	2C83h	2C84h	2C85h	2C86h	2C87h
DTCD9	Control Data 9	2C88h to 2C8Fh	2C88h	2C89h	2C8Ah	2C8Bh	2C8Ch	2C8Dh	2C8Eh	2C8Fh
DTCD10	Control Data 10	2C90h to 2C97h	2C90h	2C91h	2C92h	2C93h	2C94h	2C95h	2C96h	2C97h
DTCD11	Control Data 11	2C98h to 2C9Fh	2C98h	2C99h	2C9Ah	2C9Bh	2C9Ch	2C9Dh	2C9Eh	2C9Fh
DTCD12	Control Data 12	2CA0h to 2CA7h	2CA0h	2CA1h	2CA2h	2CA3h	2CA4h	2CA5h	2CA6h	2CA7h
DTCD13	Control Data 13	2CA8h to 2CAFh	2CA8h	2CA9h	2CAAh	2CABh	2CACh	2CADh	2CAEh	2CAFh
DTCD14	Control Data 14	2CB0h to 2CB7h	2CB0h	2CB1h	2CB2h	2CB3h	2CB4h	2CB5h	2CB6h	2CB7h
DTCD15	Control Data 15	2CB8h to 2CBFh	2CB8h	2CB9h	2CBAh	2CBBh	2CBCh	2CBDh	2CBEh	2CBFh
DTCD16	Control Data 16	2CC0h to 2CC7h	2CC0h	2CC1h	2CC2h	2CC3h	2CC4h	2CC5h	2CC6h	2CC7h
DTCD17	Control Data 17	2CC8h to 2CCFh	2CC8h	2CC9h	2CCAh	2CCBh	2CCCh	2CCDh	2CCEh	2CCFh
DTCD18	Control Data 18	2CD0h to 2CD7h	2CD0h	2CD1h	2CD2h	2CD3h	2CD4h	2CD5h	2CD6h	2CD7h
DTCD19	Control Data 19	2CD8h to 2CDFh	2CD8h	2CD9h	2CDAh	2CDBh	2CDCh	2CDDh	2CDEh	2CDFh
DTCD20	Control Data 20	2CE0h to 2CE7h	2CE0h	2CE1h	2CE2h	2CE3h	2CE4h	2CE5h	2CE6h	2CE7h
DTCD21	Control Data 21	2CE8h to 2CEFh	2CE8h	2CE9h	2CEAh	2CEBh	2CECh	2CEDh	2CEEh	2CEFh
DTCD22	Control Data 22	2CF0h to 2CF7h	2CF0h	2CF1h	2CF2h	2CF3h	2CF4h	2CF5h	2CF6h	2CF7h
DTCD23	Control Data 23	2CF8h to 2CFFh	2CF8h	2CF9h	2CFAh	2CFBh	2CFCh	2CFDh	2CFEh	2CFFh

j = 0 to 23


When the DTC is activated, one control data is selected according to the data read from the vector table which has been assigned to each activation source, and the selected control data is read from the DTC control data area.

Table 15.5 shows the DTC Activation Sources and DTC Vector Addresses. A one-byte vector table area is assigned to each activation source and one value from 00000000b to 00010111b (control data numbers in Table 15.4) is stored in each area to select one of the 24 control data sets.

Figures 15.3 to 15.7 show the DTC Internal Operation Flowchart.

Table 15.5 DTC Activation Sources and DTC Vector Addresses

Interrupt Request Source	Interrupt Name	Source No.	DTC Vector Address	Priority
External input	ĪNTO	0	2C00h	High
	ĪNT1	1	2C01h	
	ĪNT2	2	2C02h	1
	ĪNT3	3	2C03h	
	ĪNT4	4	2C04h	1
	ĪNT5	5	2C05h	-
	ĪNT6	6	2C06h	1
	ĪNT7	7	2C07h	_
Key input	Key input	8	2C08h	
A/D	A/D conversion	9	2C09h	
UART0	UART0 reception	10	2C0Ah	
	UART0 transmission	11	2C0Bh	
UART1	UART1 reception	12	2C0Ch	
	UART1 transmission	13	2C0Dh	
UART2	UART2 reception	14	2C0Eh	
	UART2 transmission	15	2C0Fh	
SSU/I <sup>2</sup> C bus	Receive data full	16	2C10h	
	Transmit data empty	17	2C11h	
Timer RC	Input-capture/compare-match A	22	2C16h	
	Input-capture/compare-match B	23	2C17h	
	Input-capture/compare-match C	24	2C18h	
	Input-capture/compare-match D	25	2C19h	
Timer RD0	Input-capture/compare-match A	26	2C1Ah	
	Input-capture/compare-match B	27	2C1Bh	
	Input-capture/compare-match C	28	2C1Ch	
	Input-capture/compare-match D	29	2C1Dh	
Timer RD1	Input-capture/compare-match A	30	2C1Eh	
	Input-capture/compare-match B	31	2C1Fh	
	Input-capture/compare-match C	32	2C20h	
	Input-capture/compare-match D	33	2C21h	
Timer RE	Timer RE	42	2C2Ah	1
Timer RG	Input-capture/compare-match A	47	2C2Fh	1
	Input-capture/compare-match B	48	2C30h	1
Timer RA	Timer RA	49	2C31h	1
Timer RB	Timer RB	51	2C33h	♥
Flash memory	Flash memory ready status	52	2C34h	Low



DTC Internal Operation Flowchart When DTC Activation Source is not SSU/I<sup>2</sup>C bus, Figure 15.3 Timer RC, Timer RD, Timer RG, or Flash Memory Interrupt Source






Figure 15.4 DTC Internal Operation Flowchart When DTC Activation Source is Timer RC, Timer RD, or Timer RG Interrupt Source

Page 208 of 802



DTC Internal Operation Flowchart When DTC Activation Source is SSU/I<sup>2</sup>C bus Figure 15.5 **Receive Data Full** 



DTC Internal Operation Flowchart When DTC Activation Source is SSU/I<sup>2</sup>C bus Figure 15.6 **Transmit Data Empty** 




Figure 15.7 DTC Internal Operation Flowchart When DTC Activation Source is Flash ready status

### 15.3.4 Normal Mode

One to 256 bytes of data are transferred by one activation. The number of transfer times can be 1 to 256. When the data transfer causing the DTCCTj (j = 0 to 23) register value to change to 0 is performed, an interrupt request for the CPU is generated during DTC operation.

Table 15.6 shows Register Functions in Normal Mode.

Figure 15.8 shows Data Transfers in Normal Mode.

Table 15.6 Register Functions in Normal Mode

Register	Symbol	Function			
DTC block size register j DTBLSj		Size of the data block to be transferred by one activation			
DTC transfer count register j	DTCCTj	Number of times of data transfers			
DTC transfer count reload register j	DTRLDj	Not used			
DTC source address register j	DTSARj	Data transfer source address			
DTC destination address register j	DTDARj	Data transfer destination address			

j = 0 to 23




Figure 15.8 Data Transfers in Normal Mode

# 15.3.5 Repeat Mode

One to 255 bytes of data are transferred by one activation. Either of the transfer source or destination should be specified as the repeat area. The number of transfer times can be 1 to 255. On completion of the specified number of transfer times, the DTCCTj (i =0 to 23) register and the address specified for the repeat area are initialized to continue transfers. When the data transfer causing the DTCCTj register value to change to 0 is performed while the RPTINT bit in the DTCCRj register is 1 (interrupt generation enabled), an interrupt request for the CPU is generated during DTC operation.

The lower 8 bits of the initial value for the repeat area address must be 00h. The size of data to be transferred must be set to 255 bytes or less before the specified number of transfer times is completed.

Table 15.7 shows Register Functions in Repeat Mode.

Figure 15.9 shows Data Transfers in Repeat Mode.

Table 15.7 Register Functions in Repeat Mode

Register	Symbol	Function				
DTC block size register j	DTBLSj	Size of the data block to be transferred by one activation				
DTC transfer count register j	DTCCTj	Number of times of data transfers				
DTC transfer count reload register j	DTRLDj	This register value is reloaded to the DTCCT register. (Data transfer count is initialized.)				
DTC source address register j	DTSARj	Data transfer source address				
DTC destination address register j	DTDARj	Data transfer destination address				

i = 0 to 23




Figure 15.9 Data Transfers in Repeat Mode

### 15.3.6 Chain Transfers

When the CHNE bit in the DTCCRj (j = 0 to 22) register is 1 (chain transfers enabled), multiple data transfers can be continuously performed by one activation source. Figure 15.10 shows a Flow of Chain Transfers.

When the DTC is activated, one control data is selected according to the data read from the DTC vector address corresponding to the activation source, and the selected control data is read from the DTC control data area. When the CHNE bit for the control data is 1 (chain transfers enabled), the next control data immediately following the current control data is read and transferred after the current transfer is completed. This operation is repeated until the data transfer with the control data for which the CHNE bit is 0 (chain transfers disabled) is completed.

Set the CHNE bit in the DTCCR23 register to 0 (chain transfers disabled).




Figure 15.10 Flow of Chain Transfers

## 15.3.7 Interrupt Sources

When the data transfer causing the DTCCTj (j=0 to 23) register value to change to 0 is performed in normal mode, and when the data transfer causing the DTCCTj register value to change to 0 is performed while the RPTINT bit in the DTCCRj register is 1 (interrupt generation enabled) in repeat mode, the interrupt request corresponding to the activation source is generated for the CPU during DTC operation. However, no interrupt request is generated for the CPU when the activation source is SSU/ $I^2$ C bus transmit data empty or flash ready status.

Interrupt requests for the CPU are affected by the I flag or interrupt control register. In chain transfers, whether the interrupt request is generated or not is determined either by the number of transfer times specified for the first type of the transfer or the RPTINT bit. When an interrupt request is generated for the CPU, the bit among bits DTCENi0 to DTCENi7 in the DTCENi (i = 0 to 6) registers corresponding to the activation source are set to 0 (activation disabled).

# 15.3.8 Operation Timings

The DTC requires five clock cycles to read control data allocated in the DTC control data area. The number of clock cycles required to write back control data differs depending on the control data settings.

Figure 15.11 shows an Example of DTC Operation Timings and Figure 15.12 shows an Example of DTC Operation Timings in Chain Transfers.

Table 15.8 shows the Specifications of Control Data Write-Back Operation.




Figure 15.11 Example of DTC Operation Timings




Figure 15.12 Example of DTC Operation Timings in Chain Transfers

Table 15.8 Specifications of Control Data Write-Back Operation

Bits b3 to b0	Operating	Address Control		Control Data to be Written Back				Number of	
in DTCCR	Mode	Source	Destination	DTCCTj	DTRLDj	DTSARj	DTDARj	Clock	
Register	WIGGO	Source	Destination	Register	Register	Register	Register	Cycles	
00X0b		Fixed	Fixed	Written back	Written back	Not written	Not written	1	
007.00		T IXCO	1 IXOG	Witton back	William Back	back	back	•	
01X0b	Normal	Incremented	Fixed	Written back	Written back	Written back	Not written	2	
017102	mode			TTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTT			back	_	
10X0b	mode	Fixed	Incremented	Written back	Written back	Not written	Written back	2	
107.00	10/100	TIXOG	moremented	Witton back	William Back	back	Witten Baok	_	
11X0b		Incremented	Incremented	Written back	Written back	Written back	Written back	3	
0X11b			Fixed	Written back	Written back	Written back	Not written	2	
OXTID	UXIID		Tixcu	William back	William Dack	William Dack	back		
1X11b	Repeat		Incremented	Written back	Written back	Written back	Written back	3	
X001b	mode	Fixed		Written back	Written back	Not written	Written back	2	
70010	XUUID		Repeat area	vviille ii back	vviillen back	back	vviilleii back	2	
X101b		Incremented		Written back	Written back	Written back	Written back	3	

j = 0 to 23 X: 0 or 1

# 15.3.9 Number of DTC Execution Cycles

Table 15.9 shows the Operations Following DTC Activation and Required Number of Cycles for each operation.

Table 15.10 shows the Number of Clock Cycles Required for Data Transfers.

Table 15.9 Operations Following DTC Activation and Required Number of Cycles

Vector Read	Control D	ata Read	Data Read	Data Write	Internal Operation	
	Read	Write-back	Dala Neau	Data Wille		
1	5	(Note 2)	(Note 1)	(Note 1)	1	

### Notes:

- For the number of clock cycles required for data read/write, see Table 15.10 Number of Clock Cycles Required for Data Transfers.
- 2. For the number of clock cycles required for control data write-back, see **Table 15.8 Specifications** of Control Data Write-Back Operation.

Data is transferred as described below, when the DTBLSj (j = 0 to 23) register = N,

- (1) When N = 2n (even), two-byte transfers are performed n times.
- (2) When N = 2n + 1 (odd), 2-byte transfers are performed n times followed by one 1-byte transfer.

Table 15.10 Number of Clock Cycles Required for Data Transfers

Operation	Unit of	Internal RAM (During DTC Transfers)		Internal ROM	Internal	SFR (Word Access)		SFR	SFR (DTC control data area)	
	Transfers	Even Address	Odd Address	(Program ROM)	ROM (Data flash)	Even Address	Odd Address	(Byte Access)	Even Address	Odd Address
Data road	1-byte SK1	1		1	2	2		2	1	
Data read	2-byte SK2	1	2	2	4	2	4	4	1	2
Data write	1-byte SL1	1	1	_	_	2	2	2	1	
Data write	2-byte SL2	1	2		_	2	4	4	1	2

From Tables 15.9 and 15.10, the total number of required execution cycles can be obtained by the following formula:

Number of required execution cycles =  $1 + \Sigma$ [formula A] + 2

 $\Sigma$ : Sum of the cycles for the number of transfer times performed by one activation source ([the number of transfer times for which CHNE is set to 1] + 1)

- (1) For N = 2n (even)
  - Formula  $A = J + n \cdot SK2 + n \cdot SL2$
- (2) For N = 2n+1 (odd)

Formula  $A = J + n \cdot SK2 + 1 \cdot SK1 + n \cdot SL2 + 1 \cdot SL1$ 

J: Number of cycles required to read control data (5 cycles) + number of cycles required to write back control data

To read data from or write data to the register that to be accessed in 16-bit units, set an even value of 2 or greater to the DTBLSj (j = 0 to 23) register.

The DTC performs accesses in 16-bit units.

# 15.3.10 DTC Activation Source Acknowledgement and Interrupt Source Flags

# 15.3.10.1 Interrupt Sources Except for Flash Memory, Timer RC, Timer RD, Timer RG, and Synchronous Serial Communication Unit (SSU)/I<sup>2</sup>C bus

When the DTC activation source is an interrupt source except for the flash memory, timer RC, timer RD, timer RG, or the synchronous serial communication unit/I<sup>2</sup>C bus, the same DTC activation source cannot be acknowledged for 8 to 12 cycles of the CPU clock after the interrupt source is generated. If a DTC activation source is generated during DTC operation and acknowledged, the same DTC activation source cannot be acknowledged for 8 to 12 cycles of the CPU clock on completion of the DTC transfer immediately before the DTC is activated by the source.

## 15.3.10.2 Flash Memory

When the DTC activation source is flash memory ready status, even if a flash memory ready status interrupt request is generated, it is not acknowledged as the DTC activation source after the RDYSTI bit in the FST register is set to 1 (flash memory ready status interrupt request) and before the DTC sets the RDYSTI bit to 0 (no flash memory ready status interrupt request). If a flash memory ready status interrupt request is generated after the DTC sets the RDYSTI bit to 0, the DTC acknowledges it as the activation source. 8 to 12 cycles of the CPU clock are required after the RDYSTI bit is set to 1 and before the DTC sets the interrupt request flag to 0. If a flash memory ready status interrupt request is generated during DTC operation and acknowledged as the DTC activation source, the RDYSTI bit is set to 0 after 8 to 12 cycles of the CPU clock on completion of the DTC transfer immediately before the DTC is activated by the source.

## 15.3.10.3 Timer RC, Timer RD

When the DTC activation source is an interrupt source for timer RC or timer RD, even if an input capture/compare match in individual timers occurs, it is not acknowledged as the DTC activation source after the interrupt source flag is set to 1 and before the DTC sets the flag to 0. If an input capture/compare match occurs after the DTC sets the interrupt source flag to 0, the DTC acknowledges it as the activation source. 8 to 12 cycles of the CPU clock plus 0.5 to 1.5 cycles of the timer operating clock are required after the interrupt source flag is set to 1 and before the DTC sets the flag to 0. If individual DTC activation sources are generated for timer C and timer D during DTC operation and acknowledged, the interrupt source flag is set to 0 after 8 to 12 cycles of the CPU clock plus 0.5 to 1.5 cycles of the timer operating clock on completion of the DTC transfer immediately before the DTC is activated by the source.

## 15.3.10.4 SSU/I<sup>2</sup>C bus Receive Data Full

When the DTC activation source is SSU/I<sup>2</sup>C bus receive data full, read the SSRDR register/the ICDRR register using a data transfer. The RDRF bit in the SSSR register/the ICSR register is set to 0 (no data in SSRDR/ICDRR register) by reading the SSRDR register/ the ICDRR register. If an interrupt source for receive data full is subsequently generated, the DTC acknowledges it as the activation source.

## 15.3.10.5 SSU/I<sup>2</sup>C bus Transmit Data Empty

When the DTC activation source is SSU/I<sup>2</sup>C bus transmit data empty, write to the SSTDR register/the ICDRT register using a data transfer. The TDRE bit in the SSSR register/the ICSR register is set to 0 (data is not transferred from registers SSTDR/ICDRT to SSTRSR/ICDRS) by writing to the SSTDR register/the ICDRT register. If an interrupt source for transmit data empty is subsequently generated, the DTC acknowledges it as the activation source.

### 15.4 Notes on DTC

### 15.4.1 DTC activation source

- Do not generate any DTC activation sources before entering wait mode or during wait mode.
- Do not generate any DTC activation sources before entering stop mode or during stop mode.

# 15.4.2 DTCENi (i = 0 to 6) Registers

- Modify bits DTCENi0 to DTCENi7 only while an interrupt request corresponding to the bit is not generated.
- When the interrupt source flag in the status register for the peripheral function is 1, do not modify the corresponding activation source bit among bits DTCENi0 to DTCENi7.
- Do not access the DTCENi register using a DTC transfer.

# 15.4.3 Peripheral Modules

- Do not set the status register bit for the peripheral function to 0 using a DTC transfer.
- When the DTC activation source is SSU/I<sup>2</sup>C bus receive data full, read the SSRDR register/the ICDRR register using a DTC transfer.

The RDRF bit in the SSSR register/the ICSR register is set to 0 (no data in SSRDR/ICDRR register) by reading the SSRDR register/the ICDRR register.

However, the RDRF bit is not set to 0 by reading the SSRDR register/the ICDRR register when the DTC data transfer setting is either of the following:

- Transfer causing the DTCCTj (j = 0 to 23) register value to change from 1 to 0 in normal mode
- Transfer causing the DTCCRj register value to change from 1 to 0 while the RPTINT bit in the DTCCRj register is 1 (interrupt generation enabled) in repeat mode.
- When the DTC activation source is SSU/I<sup>2</sup>C bus transmit data empty, write to the SSTDR register/the ICDRT register using a DTC transfer. The TDRE bit in the SSSR register/the ICSR register is set to 0 (data is not transferred from registers SSTDR/ICDRT to SSTRSR/ICDRS) by writing to the SSTDR register/the ICDRT register.

# 15.4.4 Interrupt Request

No interrupt is generated for the CPU during DTC operation in any of the following cases:

- When the DTC activation source is SSU/I<sup>2</sup>C transmit data empty or flash ready status
- When performing the data transfer causing the DTCCTj (j = 0 to 23) register value to change to 0 in normal mode
- When performing the data transfer causing the DTCCRj register value to change to 0 while the RPTINT bit in the DTCCRj register is 1 (interrupt generation enabled) in repeat mode

# 16. Timers

The following six types of timers are available:

- Timer RA: 8-bit timer with an 8-bit prescaler
- Timer RB: 8-bit timer with an 8-bit prescaler
- Timer RC: 16-bit timer
- Timer RD: Two 16-bit timers
- Timer RE: 4-bit counter and 8-bit counter
- Timer RG: 16-bit timer

All these timers operate independently.

**Table 16.1 Functional Comparison of Timers** 

	Item	Timer RA0	Timer RB	Timer RC	Timer RD	Timer RE	Timer RG
Configuration		8-bit timer with 8-bit prescaler (with reload register)	8-bit timer with 8-bit prescaler (with reload register)	16-bit timer (with input capture and output compare)	16-bit timer × 2 (with input capture and output compare)	4-bit counter 8-bit counter	16-bit timer (with input capture and output compare)
Count		Decrement	Decrement	Increment	Increment/Decrement	Increment	Increment/ Decrement
Count sou	rces	• f1 • f2 • f8 • fOCO-S • fC32 • fC	• f1 • f2 • f8 • Timer RA underflow	• f1 • f2 • f4 • f8 • f32 • TRCCLK	• f1 • f2 • f4 • f8 • f32 • fC2 • TRDCLK	• f4 • f8 • f32 • fC4	• f1 • f4 • f8 • f32 • TRGCLKA • TRGCLKB
Function	Count of the internal count source	Timer mode	Timer mode	Timer mode (output compare function)	Timer mode (output compare function)	_	Timer mode (output compare function)
	Count of the external count source	Event counter mode	_	Timer mode (output compare function)	Timer mode (output compare function)	_	Timer mode (output compare function), Please counting mode
	External pulse width/period measurement	Pulse width measurement mode, pulse period measurement mode	_	Timer mode (input capture function; 4 pins)	Timer mode (input compare function; 2 × 4 pins)	_	Timer mode (Input capture function; 2 pins)
	PWM output	Pulse output mode <sup>(1)</sup> , Event counter mode <sup>(1)</sup>	Programmable waveform generation mode	Timer mode (output compare function; 4 pins) (1), PWM mode (3 pins), PWM2 mode (1 pin)	Timer mode (output compare function; 2 × 4 pins) (1), PWM mode (2 × 3 pins), PWM3 mode (2 × 2 pins)	Output compare mode (1)	Timer mode (output compare function; 2 pins), PWM mode (1 pin)
	One-shot waveform output		Programmable one-shot generation mode, Programmable wait one-shot generation mode	PWM mode (3 pins)	PWM mode (2 × 3 pins)	_	
	Three-phase waveforms output		_		Reset synchronous PWM mode (2 × 3 pins, Sawtooth wave modulation), Complementary PWM mode (2 × 3 pins, triangular wave modulation, dead time)	_	
	Timer	Timer mode (only fC32 count)	_	_	_	Real-time clock mode	_
Input pin		TRAIO	INTO	INTO, TRCCLK, TRCTRG, TRCIOA, TRCIOB, TRCIOC, TRCIOD	INTO, TRDCLK, TRDIOAO, TRDIOA1, TRDIOBO, TRDIOB1, TRDIOCO, TRDIOC1, TRDIOCO, TRDIOC1	_	TRGCLKA, TRGCLKB, TRGIOA, TRGIOB
Output pin		TRAO TRAIO	TRBO	TRCIOA, TRCIOB, TRCIOC, TRCIOD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1	TREO	TRGIOA, TRGIOB
Related interrupt  Timer stop		Timer RA interrupt	Timer RB interrupt, INT0 interrupt	Compare match/input capture A to D interrupt, Overflow interrupt, INTO interrupt	Compare match/input capture A0 to D0 interrupt, Compare match/input capture A1 to D1 interrupt, Overflow interrupt, Underflow interrupt (2). INTO interrupt Provided	Timer RE interrupt	Compare match/ input capture A to B interrupt, Underflow interrupt (2), Overflow interrupt
rimer stup		i iovided	i iovided	i iovided	i ioviucu	i iovided	i iovided

### Notes:

- 1. Rectangular waves are output in these modes. Since the waves are inverted at each overflow, the "H" and "L" level widths of the pulses are the same.
- 2. The underflow interrupt can be set to timer RD1 and timer RG.

## 17. Timer RA

### Note

The description offered in this chapter is based on the R8C/L3AA Group and the R8C/L3AB Group. For other groups, refer to 1.1.2 Differences between Groups.

### 17.1 Introduction

Timer RA is an 8-bit timer with an 8-bit prescaler.

The prescaler and timer each consist of a reload register and counter. The reload register and counter are allocated at the same address, and can be accessed when accessing registers TRAPRE and TRA (refer to **Tables 17.2 to 17.6 the Specifications of Each Mode**).

The count source for timer RA is the operating clock that regulates the timing of timer operations such as counting and reloading.

Figure 17.1 shows the Timer RA Block Diagram. Table 17.1 lists the Timer RA Pin Configuration.

Timer RA supports the following five operating modes:

• Timer mode: The timer counts an internal count source.

• Pulse output mode: The timer counts an internal count source and outputs pulses which invert

the polarity by underflow of the timer.

• Event counter mode: The timer counts external pulses.

Pulse width measurement mode:
Pulse period measurement mode:
The timer measures the pulse width of an external pulse.
The timer measures the pulse period of an external pulse.




Figure 17.1 Timer RA Block Diagram

Table 17.1 Timer RA Pin Configuration

Pin Name	Assigned Pin	I/O	Function
TRAIO	P11_4	I/O	Function differs according to the mode.
TRAO	P11_5	Output	Refer to descriptions of individual modes for details.

### 17.2 Registers

#### 17.2.1 **Timer RA Control Register (TRACR)**

Address 0100h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	TUNDF	TEDGF	_	TSTOP	TCSTF	TSTART
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TSTART	Timer RA count start bit (1)	0: Count stops	R/W
			1: Count starts	
b1	TCSTF	Timer RA count status flag (1)	0: Count stops	R
			1: During count operation	
b2	TSTOP	Timer RA count forcible stop bit (2)	When this bit is set to 1, the count is forcibly stopped.	R/W
			When read, the content is 0.	
b3	_	Nothing is assigned. If necessary, s	et to 0. When read, the content is 0.	_
b4	TEDGF	Active edge judgment flag (3, 4)	0: Active edge not received	R/W
			1: Active edge received (end of measurement period)	
b5	TUNDF	Timer RA underflow flag (3, 4)	0: No underflow	R/W
			1: Underflow	
b6	_	Nothing is assigned. If necessary, set to 0. When read, the content is 0.		
b7	_			

- 1. Refer to 17.8 Notes on Timer RA for notes regarding bits TSTART and TCSTF.
- 2. When 1 is written to the TSTOP bit, bits TSTART and TCSTF and registers TRAPRE and TRA are set to the values after a reset.
- 3. Bits TEDGF and TUNDF can be set to 0 by writing 0 to these bits by a program. However, their value remains unchanged when 1 is written.
- 4. Set to 0 in timer mode, pulse output mode, and event counter mode.

In pulse width measurement mode and pulse period measurement mode, use the MOV instruction to set the TRACR register. If it is necessary to avoid changing the values of bits TEDGF and TUNDF, write 1 to them.

### Timer RA I/O Control Register (TRAIOC) 17.2.2

Address 0101h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TIOGT1	TIOGT0	TIPF1	TIPF0	TIOSEL	TOENA	TOPCR	TEDGSEL
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TEDGSEL	TRAIO polarity switch bit	Function varies according to the operating mode.	R/W
b1	TOPCR	TRAIO output control bit		R/W
b2	TOENA	TRAO output enable bit		R/W
b3	TIOSEL	Hardware LIN function select bit		R/W
b4	TIPF0	TRAIO input filter select bit		R/W
b5	TIPF1			R/W
b6	TIOGT0	TRAIO event input control bit		R/W
b7	TIOGT1			R/W

# 17.2.3 Timer RA Mode Register (TRAMR)

Address 0102h Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol TCKCUT TCK2 TCK1 TCK0 TMOD2 TMOD1 TMOD0 After Reset 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0 b1 b2	TMOD0 TMOD1 TMOD2	Timer RA operating mode select bit	b2 b1 b0 0 0 0: Timer mode 0 0 1: Pulse output mode 0 1 0: Event counter mode 0 1 1: Pulse width measurement mode 1 0 0: Pulse period measurement mode 1 0 1: Do not set. 1 1 0: Do not set. 1 1 1: Do not set.	R/W R/W R/W
b3	_	Nothing is assigned. If necessary, set to	0. When read, the content is 0.	_
b4 b5 b6	TCK0 TCK1 TCK2	Timer RA count source select bit	b6 b5 b4 0 0 0: f1 0 0 1: f8 0 1 0: fOCO-S 0 1 1: f2 1 0 0: fC32 1 0 1: Do not set. 1 1 0: fC 1 1 1: Do not set.	R/W R/W R/W
b7	TCKCUT	Timer RA count source cutoff bit	Count source provided     Count source cut off	R/W

When both the TSTART and TCSTF bits in the TRACR register are set to 0 (count stops), rewrite the TRAMR register.


# 17.2.4 Timer RA Prescaler Register (TRAPRE)

Bit	Mode	Function	Setting Range	R/W
b7 to b0	Timer mode	Counts an internal count source.	00h to FFh	R/W
	Pulse output mode		00h to FFh	R/W
	Event counter mode	Counts an external count source.	00h to FFh	R/W
	Pulse width measurement mode	Measures the pulse width of input pulses from external (counts an internal count source).	00h to FFh	R/W
	Pulse period measurement mode	Measures the pulse period of input pulses from external (counts an internal count source).	00h to FFh	R/W

Note:

1. When 1 is written to the TSTOP bit in the TRACR register, the TRAPRE register is set to FFh.

### 17.2.5 **Timer RA Register (TRA)**



Bit	Mode	Function	Setting Range	R/W
b7 to b0	All modes	Counts the TRAPRE register underflows.	00h to FFh	R/W

## Note:

After Reset

0

1. When 1 is written to the TSTOP bit in the TRACR register, the TRAPRE register is set to FFh.

# **Timer RA Pin Select Register (TRASR)**

0

0

Address 0180h Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol TRAIOSEL1 TRAIOSEL0

0

Bit	Symbol	Bit Name	Function	R/W
b0	TRAIOSEL0	TRAIO pin select bit	b1 b0	R/W
b1	TRAIOSEL1		0 0: TRAIO pin not used 0 1: P11_4 assigned (1) 1 0: INT4 assigned (2) 1 1: Do not set.	R/W
b2	_	Nothing is assigned. If necessary, set t	o 0. When read, the content is 0.	_
b3	_			
b4	_			
b5	_			
b6	_			
b7	_			

0

0

0

### Notes:

- 1. To use hardware LIN, set 01b to bits TRAIOSEL1 to TRAIOSEL0.
- 2. Both edges can be selected as the INT4 input polarity only in the event counter mode of timer RA. Set the INT4PL bit in the INTEN1 register to 1 (both edges). When both edges are selected, set bits TIPF1 to TIPF0 in the TRAIOC register to 00b (no filter).

To use the I/O pin for timer RA, set the TRASR register.

Set this register before setting the timer RA associated registers. Also, do not change the setting value of this register during timer RA operation.

#### 17.3 **Timer Mode**

In this mode, the timer counts an internally generated count source (refer to Table 17.2).

**Table 17.2 Timer Mode Specifications** 

Item	Specification
Count sources	f1, f2, f8, fOCO-S, fC32
Count operations	Decrement
	When the timer underflows, the contents of the reload register are reloaded
	and the count is continued.
Division ratio	1/(n+1)(m+1)
	n: Value set in TRAPRE register, m: Value set in TRA register
Count start condition	1 (count starts) is written to the TSTART bit in the TRACR register.
Count stop conditions	• 0 (count stops) is written to the TSTART bit in the TRACR register.
	• 1 (count forcibly stops) is written to the TSTOP bit in the TRACR register.
Interrupt request	When timer RA underflows [timer RA interrupt].
generation timing	
TRAIO pin function	Programmable I/O port
TRAO pin function	Programmable I/O port
Read from timer	The count value can be read out by reading registers TRA and TRAPRE.
Write to timer	When registers TRAPRE and TRA are written while the count is stopped,
	values are written to both the reload register and counter.
	When registers TRAPRE and TRA are written during count operation, values
	are written to the reload register and counter (refer to 17.3.2 Timer Write
	Control during Count Operation).

### 17.3.1 Timer RA I/O Control Register (TRAIOC) in Timer Mode

0

0

Address 0101h Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol TIOGT1 TIOGT0 TIPF1 TIPF0 TIOSEL TOENA TOPCR TEDGSEL After Reset

0

Bit	Symbol	Bit Name	Function	R/W
b0	TEDGSEL	TRAIO polarity switch bit	Set to 0 in timer mode.	R/W
b1	TOPCR	TRAIO output control bit		R/W
b2	TOENA	TRAO output enable bit		R/W
b3	TIOSEL	Hardware LIN function select bit	Set to 0. However, set to 1 when the hardware LIN function is used.	R/W
b4	TIPF0	TRAIO input filter select bit	Set to 0 in timer mode.	R/W
b5	TIPF1			R/W
b6	TIOGT0	TRAIO event input control bit		R/W
b7	TIOGT1			R/W

0

# 17.3.2 Timer Write Control during Count Operation

Timer RA has a prescaler and a timer (which counts the prescaler underflows). The prescaler and timer each consist of a reload register and a counter. When writing to the prescaler or timer, values are written to both the reload register and counter.

However, values are transferred from the reload register to the counter of the prescaler in synchronization with the count source. In addition, values are transferred from the reload register to the counter of the timer in synchronization with prescaler underflows. Therefore, if the prescaler or timer is written to when count operation is in progress, the counter value is not updated immediately after the WRITE instruction is executed. Figure 17.2 shows an Operating Example of Timer RA when Counter Value is Rewritten during Count Operation.




Figure 17.2 Operating Example of Timer RA when Counter Value is Rewritten during Count Operation

# 17.4 Pulse Output Mode

In pulse output mode, an internally generated count source is counted, and a pulse with inverted polarity is output from the TRAIO pin each time the timer underflows (refer to **Table 17.3**).

Table 17.3 Pulse Output Mode Specifications

Item	Specification
Count sources	f1, f2, f8, fOCO-S, fC32, fC
Count operations	Decrement     When the timer underflows, the contents of the reload register are reloaded and the count is continued.
Division ratio	1/(n+1)(m+1) n: Value set in TRAPRE register, m: Value set in TRA register
Count start condition	1 (count starts) is written to the TSTART bit in the TRACR register.
Count stop conditions	<ul><li>0 (count stops) is written to the TSTART bit in the TRACR register.</li><li>1 (count forcibly stops) is written to the TSTOP bit in the TRACR register.</li></ul>
Interrupt request generation timing	When timer RA underflows [timer RA interrupt].
TRAIO pin function	Pulse output or programmable output port
TRAO pin function	Programmable I/O port or inverted output of TRAIO
Read from timer	The count value can be read out by reading registers TRA and TRAPRE.
Write to timer	<ul> <li>When registers TRAPRE and TRA are written while the count is stopped, values are written to both the reload register and counter.</li> <li>When registers TRAPRE and TRA are written during count operation, values are written to the reload register and counter (refer to 17.3.2 Timer Write Control during Count Operation).</li> </ul>
Selectable functions	<ul> <li>TRAIO signal polarity switch function The level when the pulse output starts is selected by the TEDGSEL bit in the TRAIOC register. (1)</li> <li>TRAO output function Pulses inverted from the TRAIO output polarity can be output from the TRAO pin (selectable by the TOENA bit in the TRAIOC register).</li> <li>Pulse output stop function Output from the TRAIO pin is stopped by the TOPCR bit in the TRAIOC register.</li> <li>TRAIO pin select function Use of the TRAIO pin is selected by bits TRAIOSEL0 and TRAIOSEL1 in the TRASR register.</li> </ul>

### Note:

1. By writing to the TRAMR register, the output pulse is set to the level when the pulse output starts.

# 17.4.1 Timer RA I/O Control Register (TRAIOC) in Pulse Output Mode

Address 0101h Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol TIOGT1 TIOGT0 TIPF1 TIPF0 TIOSEL TOENA TOPCR TEDGSEL After Reset 0 0 0 0 0 0

D:-	Ol I	Dit Name	F attaca	DAM
Bit	Symbol	Bit Name	Function	R/W
b0	TEDGSEL	TRAIO polarity switch bit	0: TRAIO output starts at high	R/W
			1: TRAIO output starts at low	
b1	TOPCR	TRAIO output control bit	0: TRAIO output	R/W
		·	1: Port P11_4	
b2	TOENA	TRAO output enable bit	0: Port P11_5	R/W
			1: TRAO output	
			(inverted TRAIO output is output from P11_5)	
b3	TIOSEL	Hardware LIN function select bit	Set to 0.	R/W
b4	TIPF0	TRAIO input filter select bit	Set to 0 in pulse output mode.	R/W
b5	TIPF1			R/W
b6	TIOGT0	TRAIO event input control bit		R/W
b7	TIOGT1			R/W

# 17.5 Event Counter Mode

In event counter mode, external signal inputs to the TRAIO pin are counted (refer to Table 17.4).

**Table 17.4** Event Counter Mode Specifications

Item	Specification
Count source	External signal input to the TRAIO pin (active edge selectable by a program)
Count operations	<ul> <li>Decrement</li> <li>When the timer underflows, the contents of the reload register are reloaded and the count is continued.</li> </ul>
Division ratio	1/(n+1)(m+1) n: Value set in TRAPRE register, m: Value set in TRA register
Count start condition	1 (count starts) is written to the TSTART bit in the TRACR register.
Count stop conditions	<ul><li>0 (count stops) is written to the TSTART bit in the TRACR register.</li><li>1 (count forcibly stops) is written to the TSTOP bit in the TRACR register.</li></ul>
Interrupt request generation timing	When timer RA underflows [timer RA interrupt].
TRAIO pin function	Count source input
TRAO pin function	Programmable I/O port or pulse output (1)
Read from timer	The count value can be read out by reading registers TRA and TRAPRE.
Write to timer	<ul> <li>When registers TRAPRE and TRA are written while the count is stopped, values are written to both the reload register and counter.</li> <li>When registers TRAPRE and TRA are written during count operation, values are written to the reload register and counter (refer to 17.3.2 Timer Write Control during Count Operation).</li> </ul>
Selectable functions	<ul> <li>TRAIO input polarity switch function The active edge of the count source is selected by the TEDGSEL bit in the TRAIOC register.</li> <li>Count source input pin select function Use of the TRAIO pin is selected by bits TRAIOSEL0 to TRAIOSEL1 in the TRASR register.</li> <li>Pulse output function Pulses of inverted polarity can be output from the TRAO pin each time the timer underflows (selectable by the TOENA bit in the TRAIOC register). (1)</li> <li>Digital filter function Whether enabling or disabling the digital filter and the sampling frequency is selected by bits TIPF0 and TIPF1 in the TRAIOC register.</li> <li>Event input control function The enabled period for the event input to the TRAIO pin is selected by bits TIOGT0 and TIOGT1 in the TRAIOC register.</li> </ul>

### Note:

1. By writing to the TRAMR register, the output pulse is set to the level when the pulse output starts.

# 17.5.1 Timer RA I/O Control Register (TRAIOC) in Event Counter Mode

Address	0101h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TIOGT1	TIOGT0	TIPF1	TIPF0	TIOSEL	TOENA	TOPCR	TEDGSEL
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TEDGSEL	TRAIO polarity switch bit	O: Count at the rising edge of TRAIO input and TRAO output starts at low  1: Count at the falling edge of TRAIO input and TRAO output starts at high	R/W
b1	TOPCR	TRAIO output control bit	Set to 0 in event counter mode.	R/W
b2	TOENA	TRAO output enable bit	0: Port P11_05 1: TRAO output	R/W
b3	TIOSEL	Hardware LIN function select bit	Set to 0.	R/W
b4	TIPF0	TRAIO input filter select bit (1)	b5 b4 0 0: No filter	R/W
b5	TIPF1		0 1: Filter with f1 sampling 1 0: Filter with f8 sampling 1 1: Filter with f32 sampling	R/W
b6	TIOGT0	TRAIO event input control bit	b7 b6 0 0: Event input always enabled	R/W
b7	TIOGT1		0 1: Event input enabled at INT2 level (2)     1 0: Event input enabled for "L" period of TRCIOD (timer RC output)     1 1: Do not set.	R/W

### Notes:

- 1. When the same value from the TRAIO pin is sampled three times continuously, the input is determined.
- 2. Set the INT2PL bit in the INTEN register to 0 (one edge).

  When the POL bit in the INT2IC register is set to 0 (falling edge selected), the event input for the INT2 high-level period is enabled. When the POL bit is set to 1 (rising edge selected), the event input for the INT2 low-level period is enabled.

# 17.6 Pulse Width Measurement Mode

In pulse width measurement mode, the pulse width of an external signal input to the TRAIO pin is measured (refer to **Table 17.5**).

Figure 17.3 shows an Operating Example in Pulse Width Measurement Mode.

Table 17.5 Pulse Width Measurement Mode Specifications

Item	Specification
Count sources	f1, f2, f8, fOCO-S, fC32, fC
Count operations	<ul> <li>Decrement</li> <li>The count is continued only while the measured pulse is high or low level.</li> <li>When the timer underflows, the contents of the reload register are reloaded and the count is continued.</li> </ul>
Count start condition	1 (count starts) is written to the TSTART bit in the TRACR register.
Count stop conditions	<ul> <li>0 (count stops) is written to the TSTART bit in the TRACR register.</li> <li>1 (count forcibly stops) is written to the TSTOP bit in the TRACR register.</li> </ul>
Interrupt request generation timing	<ul> <li>When timer RA underflows [timer RA interrupt].</li> <li>Rising or falling of the TRAIO input (end of measurement period) [timer RA interrupt]</li> </ul>
TRAIO pin function	Measured pulse input
TRAO pin function	Programmable I/O port
Read from timer	The count value can be read out by reading registers TRA and TRAPRE.
Write to timer	<ul> <li>When registers TRAPRE and TRA are written while the count is stopped, values are written to both the reload register and counter.</li> <li>When registers TRAPRE and TRA are written during count operation, values are written to the reload register and counter (refer to 17.3.2 Timer Write Control during Count Operation).</li> </ul>
Selectable functions	<ul> <li>Measurement level setting A high-level or low-level period is selected by the TEDGSEL bit in the TRAIOC register.</li> <li>Measured pulse input pin select function Use of the TRAIO pin is selected by the TRAIOSEL0 bit in the TRASR register.</li> <li>Digital filter function Whether enabling or disabling the digital filter and the sampling frequency is selected by bits TIPF0 and TIPF1 in the TRAIOC register.</li> </ul>

### Timer RA I/O Control Register (TRAIOC) in Pulse Width Measurement 17.6.1 Mode

Address 0101h Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol TIOGT1 TIOGT0 TIPF1 TIPF0 TIOSEL TOENA TOPCR TEDGSEL After Reset 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	TEDGSEL	TRAIO polarity switch bit	0: Low-level width of TRAIO input is measured	R/W
			1: High-level width of TRAIO input is measured	
b1	TOPCR	TRAIO output control bit	Set to 0 in pulse width measurement mode.	R/W
b2	TOENA	TRAO output enable bit		R/W
b3	TIOSEL	Hardware LIN function select bit	Set to 0. However, set to 1 when the hardware	R/W
			LIN function is used.	
b4	TIPF0	TRAIO input filter select bit (1)	b5 b4 0 0: No filter	R/W
b5	TIPF1		0 1: Filter with f1 sampling	R/W
			1 0: Filter with f8 sampling	
			1 1: Filter with f32 sampling	
h.C	TIOOTO	TDAIO avant innert agentral hit	. •	DAM
b6	TIOGT0	TRAIO event input control bit	Set to 0 in pulse width measurement mode.	R/W
b7	TIOGT1			R/W

### Note:

<sup>1.</sup> When the same value from the TRAIO pin is sampled three times continuously, the input is determined.

# 17.6.2 Operating Example




Figure 17.3 Operating Example in Pulse Width Measurement Mode

## 17.7 Pulse Period Measurement Mode

In pulse period measurement mode, the pulse period of an external signal input to the TRAIO pin is measured (refer to **Table 17.6**).

Figure 17.4 shows an Operating Example in Pulse Period Measurement Mode.

Table 17.6 Pulse Period Measurement Mode Specifications

Item	Specification
Count sources	f1, f2, f8, fOCO-S, fC32, fC
Count operations	Decrement     After the active edge of the measured pulse is input, the contents of the readout buffer are retained at the first underflow of timer RA prescaler. Then timer RA reloads the contents of the reload register at the second underflow of timer RA prescaler and continues counting.
Count start condition	1 (count starts) is written to the TSTART bit in the TRACR register.
Count stop conditions	<ul><li>0 (count stops) is written to TSTART bit in the TRACR register.</li><li>1 (count forcibly stops) is written to the TSTOP bit in the TRACR register.</li></ul>
Interrupt request generation timing	<ul> <li>When timer RA underflows or reloads [timer RA interrupt].</li> <li>Rising or falling of the TRAIO input (end of measurement period) [timer RA interrupt]</li> </ul>
TRAIO pin function	Measured pulse input (1)
TRAO pin function	Programmable I/O port
Read from timer	The count value can be read out by reading registers TRA and TRAPRE.
Write to timer	<ul> <li>When registers TRAPRE and TRA are written while the count is stopped, values are written to both the reload register and counter.</li> <li>When registers TRAPRE and TRA are written during count operation, values are written to the reload register and counter (refer to 17.3.2 Timer Write Control during Count Operation).</li> </ul>
Selectable functions	<ul> <li>Measurement period selection The measurement period of the input pulse is selected by the TEDGSEL in the TRAIOC register.</li> <li>Measured pulse input pin select function Use of the TRAIO pin is selected by bits TRAIOSEL0 and TRAIOSEL1 in the TRASR register.</li> <li>Digital filter function Whether enabling or disabling the digital filter and the sampling frequency is selected by bits TIPF0 and TIPF1 in the TRAIOC register.</li> </ul>

## Note:

1. Input a pulse with a period longer than twice the timer RA prescaler period. Also, input a pulse with a longer high-/low-level width than the timer RA prescaler period. If a pulse with a shorter period is input to the TRAIO pin, the input may be ignored.

# 17.7.1 Timer RA I/O Control Register (TRAIOC) in Pulse Period Measurement Mode


Address 0101h Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol TIOGT1 TIOGT0 TIPF1 TIPF0 TIOSEL TOENA TOPCR TEDGSEL After Reset 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	TEDGSEL	TRAIO polarity switch bit	O: Period from one rising edge to next rising edge of measured pulse is measured     1: Period from one falling edge to next falling edge of measured pulse is measured	R/W
b1	TOPCR	TRAIO output control bit	Set to 0 in pulse period measurement mode.	R/W
b2	TOENA	TRAO output enable bit	7	R/W
b3	TIOSEL	Hardware LIN function select bit	Set to 0.	R/W
b4	TIPF0	TRAIO input filter select bit (1)	0 0: No filter	R/W
b5	TIPF1		0 1: Filter with f1 sampling 1 0: Filter with f8 sampling 1 1: Filter with f32 sampling	R/W
b6	TIOGT0	TRAIO event input control bit	Set to 0 in pulse period measurement mode.	R/W
b7	TIOGT1			R/W

### Note:

1. When the same value from the TRAIO pin is sampled three times continuously, the input is determined.

### 17.7.2 **Operating Example**



The above applies when the period from one rising edge to the next rising edge of the measured pulse is measured (TEDGSEL = 0) with the initial value of the TRA register as 0Fh.

- 1. The content of the read-out buffer can be read by reading the TRA register in pulse period measurement mode.
- 2. After an active edge of the measured pulse is input, the TEDGF bit in the TRACR register is set to 1 (active edge received) when the timer RA prescaler underflows for the second time.
- 3. The TRA register should be read before the next active edge is input after the TEDGF bit is set to 1 (active edge received). The contents of the read-out buffer are retained until the TRA register is read. If the TRA register is not read before the next active edge is input, the measured result of the previous period is retained.
- 4. To set to 0 by a program, use a MOV instruction to write 0 to the TEDGF bit in the TRACR register. At the same time, write 1 to the TUNDF bit in the TRACR register.
- 5. To set to 0 by a program, use a MOV instruction to write 0 to the TUNDF bit. At the same time, write 1 to the TEDGF bit.
- 6. Bits TUNDF and TEDGF are both set to 1 if timer RA underflows and reloads on an active edge simultaneously.

Figure 17.4 **Operating Example in Pulse Period Measurement Mode** 

### 17.8 Notes on Timer RA

- Timer RA stops counting after a reset. Set the values in the timer RA and timer RA prescalers before the count starts.
- Even if the prescaler and timer RA are read out in 16-bit units, these registers are read 1 byte at a time in the MCU. Consequently, the timer value may be updated during the period when these two registers are being read.
- In pulse width measurement mode and pulse period measurement mode, bits TEDGF and TUNDF in the TRACR register can be set to 0 by writing 0 to these bits by a program. However, these bits remain unchanged if 1 is written. When using the READ-MODIFY-WRITE instruction for the TRACR register, the TEDGF or TUNDF bit may be set to 0 although these bits are set to 1 while the instruction is being executed. In this case, write 1 to the TEDGF or TUNDF bit which is not supposed to be set to 0 with the MOV instruction.
- When changing to pulse period measurement mode from another mode, the contents of bits TEDGF and TUNDF are undefined. Write 0 to bits TEDGF and TUNDF before the count starts.
- The TEDGF bit may be set to 1 by the first timer RA prescaler underflow generated after the count starts.
- When using the pulse period measurement mode, leave two or more periods of the timer RA prescaler immediately after the count starts, then set the TEDGF bit to 0.
- The TCSTF bit remains 0 (count stops) for zero or one cycle of the count source after setting the TSTART bit to 1 (count starts) while the count is stopped.

During this time, do not access registers associated with timer RA <sup>(1)</sup> other than the TCSTF bit. Timer RA starts counting at the first active edge of the count source after the TCSTF bit is set to 1 (during count operation). The TCSTF bit remains 1 for zero or one cycle of the count source after setting the TSTART bit to 0 (count stops) while the count is in progress. Timer RA counting is stopped when the TCSTF bit is set to 0.

During this time, do not access registers associated with timer RA (1) other than the TCSTF bit.

### Note:

- Registers associated with timer RA: TRACR, TRAIOC, TRAMR, TRAPRE, and TRA
- When the TRAPRE register is continuously written during count operation (TCSTF bit is set to 1), allow three or more cycles of the count source clock for each write interval.
- When the TRA register is continuously written during count operation (TCSTF bit is set to 1), allow three or more cycles of the prescaler underflow for each write interval.

## 18. Timer RB

### Note

The description offered in this chapter is based on the R8C/L3AA Group and the R8C/L3AB Group. For other groups, refer to 1.1.2 Differences between Groups.

### 18.1 Introduction

Timer RB is an 8-bit timer with an 8-bit prescaler.

The prescaler and timer each consist of a reload register and counter (refer to **Tables 18.2 to 18.5 for the Specifications of Each Mode**) for accessing the reload register and counter. Timer RB has timer RB primary and timer RB secondary as reload registers.

The count source for timer RB is the operating clock that regulates the timing of timer operations such as counting and reloading.

Figure 18.1 shows the Timer RB Block Diagram. Table 18.1 lists the Timer RB Pin Configuration.

Timer RB supports the four operating modes:

• Timer mode:

The timer counts an internal count source (peripheral function clock or timer RA underflows).

• Programmable waveform generation mode:

The timer outputs pulses of a given width successively.

• Programmable one-shot generation mode:

The timer outputs a one-shot pulse.

• Programmable wait one-shot generation mode:

The timer outputs a delayed one-shot pulse.




Figure 18.1 Timer RB Block Diagram

Table 18.1 Timer RB Pin Configuration

Pin Name	Assigned Pin	I/O	Function
TRBO	P11_6	Output	Pulse output (programmable waveform generation mode, programmable one-shot generation mode, programmable wait one-shot generation mode)

# 18.2 Registers

# 18.2.1 Timer RB Control Register (TRBCR)

Address 0108h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	TSTOP	TCSTF	TSTART
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TSTART	Timer RB count start bit (1)	0: Count stops	R/W
			1: Count starts	
b1	TCSTF	Timer RB count status flag (1)	0: Count stops	R
			1: During count operation (3)	
b2	TSTOP	Timer RB count forcible stop bit (1, 2)	When this bit is set to 1, the count is forcibly	R/W
			stopped. When read, the content is 0.	
b3	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	<b>—</b>
b4	<u> </u>			
b5	<u> </u>			
b6	_			
b7	_			

### Notes:

- 1. Refer to 18.7 Notes on Timer RB for precautions regarding bits TSTART, TCSTF and TSTOP.
- 2. When 1 is written to the TSTOP bit, registers TRBPRE, TRBSC, TRBPR, and bits TSTART and TCSTF, and the TOSSTF bit in the TRBOCR register are set to values after a reset.
- 3. Indicates that count operation is in progress in timer mode or programmable waveform mode. In programmable one-shot generation mode or programmable wait one-shot generation mode, it indicates that a one-shot pulse trigger has been acknowledged.

# 18.2.2 Timer RB One-Shot Control Register (TRBOCR)

Address 0109h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	TOSSTF	TOSSP	TOSST
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TOSST	Timer RB one-shot start bit	When this bit is set to 1, one-shot trigger	R/W
			generated. When read, the content is 0.	
b1	TOSSP	Timer RB one-shot stop bit	When this bit is set to 1, counting of one-shot	R/W
			pulses (including programmable wait one-shot	
			pulses) stops. When read, the content is 0.	
b2	TOSSTF	Timer RB one-shot status flag (1)	0: One-shot stopped	R
			1: One-shot operating (including wait period)	
b3	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_
b4	_			
b5	_			
b6	_			
b7	_			

### Note:

1. When 1 is written to the TSTOP bit in the TRBCR register, the TOSSTF bit is set to 0.

The TRBOCR register is enabled when bits TMOD1 to TMOD0 in the TRBMR register is set to 10b (programmable one-shot generation mode) or 11b (programmable wait one-shot generation mode).

# 18.2.3 Timer RB I/O Control Register (TRBIOC)

Address 010Ah

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	INOSEG	INOSTG	TOCNT	TOPL
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TOPL	Timer RB output level select bit	Function varies according to the operating mode.	R/W
b1	TOCNT	Timer RB output switch bit		R/W
b2	INOSTG	One-shot trigger control bit		R/W
b3		One-shot trigger polarity select bit		R/W
b4	_	Nothing is assigned. If necessary, set t	o 0. When read, the content is 0.	_
b5	_			
b6	_			
b7	_			

# 18.2.4 Timer RB Mode Register (TRBMR)

Address 010Bh


Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	TCKCUT	_	TCK1	TCK0	TWRC	_	TMOD1	TMOD0	
After Reset	0	0	0	0	0	0	0	0	

Bit	Symbol	Bit Name	Function	R/W
b0 b1	TMOD0 TMOD1	Timer RB operating mode select bit (1)	0 0: Timer mode 0 1: Programmable waveform generation mode 1 0: Programmable one-shot generation mode 1 1: Programmable wait one-shot generation mode	R/W R/W
b2	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	<u> </u>
b3	TWRC	Timer RB write control bit (2)	Write to reload register and counter     Write to reload register only	R/W
b4 b5	TCK0 TCK1	Timer RB count source select bit (1)	0 0: f1 0 1: f8 1 0: Timer RA underflow 1 1: f2	R/W R/W
b6	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_
b7	TCKCUT	Timer RB count source cutoff bit (1)	0: Count source provided 1: Count source cut off	R/W

### Notes:

- 1. Change bits TMOD0 and TMOD1, TCK0 and TCK1, and TCKCUT when both the TSTART and TCSTF bits in the TRBCR register set to 0 (count stops).
- 2. The TWRC bit can be set to either 0 or 1 in timer mode. In programmable waveform generation mode, programmable one-shot generation mode, or programmable wait one-shot generation mode, the TWRC bit must be set to 1 (write to reload register only).


### **Timer RB Prescaler Register (TRBPRE)** 18.2.5



Bit	Mode	Function	Setting Range	R/W
b7 to b0	Timer mode	Counts an internal count source or	00h to FFh	R/W
	Programmable waveform generation	timer RA underflows.	00h to FFh	R/W
	mode			
	Programmable one-shot generation		00h to FFh	R/W
	mode			
	Programmable wait one-shot		00h to FFh	R/W
	generation mode			

When 1 is written to the TSTOP bit in the TRBCR register, the TRBPRE register is set to FFh.

# **Timer RB Secondary Register (TRBSC)**



Bit	Mode	Function	Setting Range	R/W
b7 to b0	Timer mode	Disabled	00h to FFh	_
	Programmable waveform generation mode	Counts timer RB prescaler underflows (1)	00h to FFh	W (2)
	Programmable one-shot generation mode	Disabled	00h to FFh	_
	Programmable wait one-shot generation mode	Counts timer RB prescaler underflows (one-shot width is counted)	00h to FFh	W (2)

### Notes:

- 1. The values of registers TRBPR and TRBSC are reloaded to the counter alternately and counted.
- 2. The count value can be read by reading the TRBPR register even when the secondary period is being counted.

When 1 is written to the TSTOP bit in the TRBCR register, the TRBSC register is set to FFh. To write to the TRBSC register, perform the following steps.

- (1) Write the value into the TRBSC register.
- (2) Write the value into the TRBPR register. (If the value does not change, write the same value second time.)

# 18.2.7 Timer RB Primary Register (TRBPR)

 Address 010Eh

 Bit
 b7
 b6
 b5
 b4
 b3
 b2
 b1
 b0

 Symbol
 —
 —
 —
 —
 —
 —

 After Reset
 1
 1
 1
 1
 1
 1
 1
 1

Bit	Mode	Function	Setting Range	R/W
b7 to b0	Timer mode	Counts timer RB prescaler underflows.	00h to FFh	R/W
	Programmable waveform generation mode	Counts timer RB prescaler underflows. (1)	00h to FFh	R/W
	Programmable one-shot generation mode	(one-shot width is counted)	00h to FFh	R/W
	Programmable wait one-shot generation mode	Counts timer RB prescaler underflows (wait period width is counted)	00h to FFh	R/W

### Note:

1. The values of registers TRBPR and TRBSC are reloaded to the counter alternately and counted.

When 1 is written to the TSTOP bit in the TRBCR register, the TRBPR register is set to FFh.

# 18.2.8 Timer RB/RC Pin Select Register (TRBRCSR)

Address 0181h

Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol TRCTRGSEL1 TRCTRGSEL0 TRCCLKSEL0 After Reset 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	
b1	_			
b2	_			
b3	_			
b4	TRCCLKSEL0	TRCCLK pin select bit	0: TRCCLK pin not used	R/W
			1: TRCCLK pin used	
b5		Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	
b6	TRCTRGSEL0	TRCTRG pin select bit	0 0: TRCTRG pin not used	R/W
b7	TRCTRGSEL1		0 1: P3 7 assigned	R/W
			1 0: P4_3 assigned	
			1 1: P4 4 assigned	

The register function for timer RB is not implemented.

To use the I/O pins for timer RC, set the TRBRCSR register.

Set this register before setting the timer RC associated registers. Also, do not change the setting value of the TRCCLKSEL0 bit during timer RC operation.

## 18.3 Timer Mode

In timer mode, a internally generated count source or timer RA underflows are counted (refer to **Table 18.2**). Registers TRBOCR and TRBSC are not used in this mode.

Table 18.2 Timer Mode Specifications

Item	Specification
Count sources	f1, f2, f8, timer RA underflow
Count operations	<ul> <li>Decrement</li> <li>When the timer underflows, it reloads the reload register content before the count continues (when timer RB underflows, the content of timer RB primary reload register is reloaded).</li> </ul>
Division ratio	1/(n+1)(m+1)
	n: Value set in TRBPRE register, m: Value set in TRBPR register
Count start condition	1 (count starts) is written to the TSTART bit in the TRBCR register.
Count stop conditions	<ul> <li>0 (count stops) is written to the TSTART bit in the TRBCR register.</li> <li>1 (count forcibly stops) is written to the TSTOP bit in the TRBCR register.</li> </ul>
Interrupt request generation timing	When timer RB underflows [timer RB interrupt].
TRBO pin function	Programmable I/O port
INT0 pin function	Programmable I/O port or INT0 interrupt input
Read from timer	The count value can be read out by reading registers TRBPR and TRBPRE.
Write to timer	<ul> <li>When registers TRBPRE and TRBPR are written while the count is stopped, values are written to both the reload register and counter.</li> <li>When registers TRBPRE and TRBPR are written during count operation: If the TWRC bit in the TRBMR register is set to 0, the value is written to both the reload register and the counter.</li> <li>If the TWRC bit is set to 1, the value is written to the reload register only. (Refer to 18.3.2 Timer Write Control during Count Operation.)</li> </ul>

# 18.3.1 Timer RB I/O Control Register (TRBIOC) in Timer Mode

Address 010Ah

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	INOSEG	INOSTG	TOCNT	TOPL
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TOPL	Timer RB output level select bit	Set to 0 in timer mode.	R/W
b1	TOCNT	Timer RB output switch bit		R/W
b2	INOSTG	One-shot trigger control bit		R/W
b3		One-shot trigger polarity select bit		R/W
b4	_	Nothing is assigned. If necessary, set to 0. When read, the content is 0.		
b5	_			
b6	_			
b7	_			

# 18.3.2 Timer Write Control during Count Operation

Timer RB has a prescaler and a timer (which counts the prescaler underflows). The prescaler and timer each consist of a reload register and a counter. In timer mode, the TWRC bit in the TRBMR register can be used to select whether writing to the prescaler or timer during count operation is performed to both the reload register and counter or only to the reload register.

However, values are transferred from the reload register to the counter of the prescaler in synchronization with the count source. In addition, values are transferred from the reload register to the counter of the timer in synchronization with prescaler underflows. Therefore, even if the TWRC bit is set for writing to both the reload register and counter, the counter value is not updated immediately after the WRITE instruction is executed. If the TWRC bit is set for writing to the reload register only, the synchronization of the writing will be shifted when the prescaler value changes. Figure 18.2 shows an Operating Example of Timer RB when Counter Value is Rewritten during Count Operation.




Figure 18.2 Operating Example of Timer RB when Counter Value is Rewritten during Count Operation

### **Programmable Waveform Generation Mode** 18.4

In programmable waveform generation mode, the signal output from the TRBO pin is inverted each time the counter underflows, while the values in registers TRBPR and TRBSC are counted alternately (refer to **Table 18.3**). Counting starts by counting the setting value of the TRBPR register. The TRBOCR register is unused in this mode. Figure 18.3 shows an Operating Example in Timer RB in Programmable Waveform Generation Mode.

**Table 18.3 Programmable Waveform Generation Mode Specifications** 

Item	Specification
Count sources	f1, f2, f8, timer RA underflow
Count operations	<ul> <li>Decrement</li> <li>When the timer underflows, it reloads the contents of the primary reload and secondary reload registers alternately before the count continues.</li> </ul>
Width and period of output waveform	Primary period: (n+1)(m+1)/fi Secondary period: (n+1)(p+1)/fi Period: (n+1){(m+1)+(p+1)}/fi fi: Frequency of count source n: Value set in TRBPRE register m: Value set in TRBPR register p: Value set in TRBSC register
Count start condition	1 (count starts) is written to the TSTART bit in the TRBCR register.
Count stop conditions	<ul><li>0 (count stops) is written to the TSTART bit in the TRBCR register.</li><li>1 (count forcibly stops) is written to the TSTOP bit in the TRBCR register.</li></ul>
Interrupt request generation timing	In half a cycle of the count source, after timer RB underflows during the secondary period (at the same time as the TRBO output change) [timer RB interrupt]
TRBO pin function	Programmable output port or pulse output
INTO pin function	Programmable I/O port or INT0 interrupt input
Read from timer	The count value can be read out by reading registers TRBPR and TRBPRE (1).
Write to timer	<ul> <li>When registers TRBPRE, TRBSC, and TRBPR are written while the count is stopped, values are written to both the reload register and counter.</li> <li>When registers TRBPRE, TRBSC, and TRBPR are written to during count operation, values are written to the reload registers only. (2)</li> </ul>
Selectable function	Output level select function The output level during primary and secondary periods is selected by the TOPL bit in the TRBIOC register.  Waveform output enable/disable function The timer RB waveform output or P11_6 port latch output is selected by the TOCNT bit in the TRBIOC register. (3)

### Notes:

- 1. Even when the secondary period is being counted, the TRBPR register may be read.
- 2. The set values are reflected in the waveform output beginning with the following primary period after writing to the TRBPR register.
- 3. The value written to the TOCNT bit is enabled by the following.
  - · When count starts.
  - When a timer RB interrupt request is generated.

The contents after the TOCNT bit is changed are reflected from the output of the following primary period.

# 18.4.1 Timer RB I/O Control Register (TRBIOC) in Programmable Waveform Generation Mode

Address 010Ah Bit b7 b6 b5 b4 b3 b2 b1 b0 INOSEG INOSTG TOCNT TOPL Symbol 0 0 0 0 0 0 After Reset

Bit	Symbol	Bit Name	Function	R/W
b0	TOPL	Timer RB output level select bit	O: High-level output for the primary period, low-level output for the secondary period Low-level output when the timer is stopped Low-level output for the primary period, high-level output for the secondary period High-level output when the timer is stopped	R/W
b1	TOCNT	Timer RB output switch bit	0: Timer RB waveform is output 1: P11_6 port latch value is output	R/W
b2	INOSTG	One-shot trigger control bit	Set to 0 in programmable waveform generation	R/W
b3	INOSEG	One-shot trigger polarity select bit	mode.	R/W
b4	_	Nothing is assigned. If necessary, set to 0. When read, the content is 0.		_
b5	_			
b6	_			
b7	_			

# 18.4.2 Operating Example




Figure 18.3 Operating Example in Timer RB in Programmable Waveform Generation Mode

# 18.5 Programmable One-shot Generation Mode

In programmable one-shot generation mode, a one-shot pulse is output from the TRBO pin by a program or an external trigger input (input to the  $\overline{\text{INT0}}$  pin) (refer to **Table 18.4**). When a trigger is generated, the timer starts operating from the point only once for a given period equal to the set value in the TRBPR register. The TRBSC register is not used in this mode.

Figure 18.4 shows an Operating Example in Programmable One-Shot Generation Mode.

Table 18.4 Programmable One-Shot Generation Mode Specifications

Item	Specification
Count sources	f1, f2, f8, timer RA underflow
Count operations	<ul> <li>The setting value of the TRBPR register is decremented.</li> <li>When the timer underflows, it reloads the contents of the reload register before the count completes and the TOSSTF bit is set to 0 (one-shot stops).</li> <li>When the count stops, the timer reloads the content of the reload register before it stops.</li> </ul>
One-shot pulse	(n+1)(m+1)/fi
output time	fi: Frequency of count source n: Value set in TRBPRE register, m: Value set in TRBPR register
Count start conditions	<ul> <li>The TSTART bit in the TRBCR register is set to 1 (count starts) and the next trigger is generated.</li> <li>1 (one-shot starts) is written to the TOSST bit in the TRBOCR register.</li> <li>Trigger input to the INTO pin</li> </ul>
Count stop conditions	<ul> <li>When reloading completes after timer RB underflows during the primary period</li> <li>1 (one-shot stops) is written to the TOSSP bit in the TRBOCR register.</li> <li>0 (count stops) is written to the TSTART bit in the TRBCR register.</li> <li>1 (count forcibly stops) is written to the TSTOP bit in the TRBCR register.</li> </ul>
Interrupt request	In half a cycle of the count source, after the timer underflows (at the same time as
generation timing	the waveform output from the TRBO pin ends) [timer RB interrupt]
TRBP pin function	Pulse output
INTO pin functions	When the INOSTG bit in the TRBIOC register is set to 0 (INTO one-shot trigger disabled): programmable I/O port or INTO interrupt input When the INOSTG bit in the TRBIOC register is set to 1 (INTO one-shot trigger enabled): external trigger (INTO interrupt input)
Read from timer	The count value can be read out by reading registers TRBPR and TRBPRE.
Write to timer	<ul> <li>When registers TRBPRE and TRBPR are written while the count is stopped, values are written to both the reload register and counter.</li> <li>When registers TRBPRE and TRBPR are written during count operation, values are written to the reload register only <sup>(1)</sup>.</li> </ul>
Selectable functions	<ul> <li>Output level select function         The output level of the one-shot pulse waveform is selected by the TOPL bit in the TRBIOC register.     </li> <li>One-shot trigger select function         Refer to 18.5.3 One-Shot Trigger Selection.     </li> </ul>

### Note:

1. The set value is reflected at the following one-shot pulse after writing to the TRBPR register.

# 18.5.1 Timer RB I/O Control Register (TRBIOC) in Programmable One-Shot Generation Mode

Address 010Ah Bit b7 b6 b5 b4 b3 b2 b1 b0 TOCNT TOPL Symbol INOSEG INOSTG 0 0 0 After Reset 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	TOPL	Timer RB output level select bit	O: High-level output of a one-shot pulse, low-level output when the timer is stopped  1: Low-level output of a one-shot pulse, high-level output when the timer is stopped	R/W
b1	TOCNT	Timer RB output switch bit	Set to 0 in programmable one-shot generation mode.	R/W
b2	INOSTG	One-shot trigger control bit (1)	0: INTO pin one-shot trigger disabled 1: INTO pin one-shot trigger enabled	R/W
b3	INOSEG	one oner mager polarity coloci sit vi	0: Falling edge trigger 1: Rising edge trigger	R/W
b4	_	Nothing is assigned. If necessary, set to 0. When read, the content is 0.		_
b5	_			
b6	_			
b7				

Note:

1. Refer to 18.5.3 One-Shot Trigger Selection.

# 18.5.2 Operating Example




Figure 18.4 Operating Example in Programmable One-Shot Generation Mode

# 18.5.3 One-Shot Trigger Selection

In programmable one-shot generation mode and programmable wait one-shot generation mode, operation starts when a one-shot trigger is generated while the TCSTF bit in the TRBCR register is set to 1 (count starts).

A one-shot trigger can be generated by either of the following causes:

- 1 is written to the TOSST bit in the TRBOCR register by a program.
- Trigger input from the  $\overline{\text{INT0}}$  pin.

When a one-shot trigger occurs, the TOSSTF bit in the TRBOCR register is set to 1 (one-shot operation in progress) after one or two cycles of the count source have elapsed. Then, in programmable one-shot generation mode, count operation begins and one-shot waveform output starts. (In programmable wait one-shot generation mode, count operation starts for the wait period.) If a one-shot trigger occurs while the TOSSTF bit is set to 1, no retriggering occurs.

To use trigger input from the  $\overline{\text{INT0}}$  pin, input the trigger after making the following settings:

- Select either P3\_0 or P11\_0 to be assigned as the INT0 input with the INT0SEL0 bit in the INTSR register.
- Set the port direction bit in the port direction register corresponding to the pin assigned as the INT0 input to 0 (input mode).
- Select the INTO digital filter with bits INTOFO and INTOF1 in the INTF register.
- Select both edges or one edge with the INTOPL bit in INTEN register. If one edge is selected, further select falling or rising edge with the INOSEG bit in TRBIOC register.
- Set the INT0EN bit in the INTEN register to 1 (enabled).
- After completing the above, set the INOSTG bit in the TRBIOC register to 1 (INTO pin one-shot trigger enabled).

Note the following points with regard to generating interrupt requests by trigger input from the  $\overline{\text{INT0}}$  pin.

- Processing to handle the interrupts is required. Refer to 11. Interrupts, for details.
- If one edge is selected, use the POL bit in the INT0IC register to select falling or rising edge. (The INOSEG bit in the TRBIOC register does not affect INT0 interrupts).
- If a one-shot trigger occurs while the TOSSTF bit is set to 1, timer RB operation is not affected, but the value of the IR bit in the INT0IC register changes.

### 18.6 Programmable Wait One-Shot Generation Mode

In programmable wait one-shot generation mode, a one-shot pulse is output from the TRBO pin by a program or an external trigger input (input to the  $\overline{\text{INT0}}$  pin) (refer to **Table 18.5**). When a trigger is generated from that point, the timer outputs a pulse only once for a given length of time equal to the setting value of the TRBSC register after waiting for a given length of time equal to the setting value of the TRBPR register.

Figure 18.5 shows an Operating Example in Programmable Wait One-Shot Generation Mode.

Table 18.5 Programmable Wait One-Shot Generation Mode Specifications

Item	Specification
Count sources	f1, f2, f8, timer RA underflow
Count operations	<ul> <li>The setting value of the timer RB primary is decremented.</li> <li>When a count of the timer RB primary underflows, the timer reloads the contents of timer RB secondary before the count continues.</li> <li>When a count of the timer RB secondary underflows, the timer reloads the contents of timer RB primary before the count completes and the TOSSTF bit is set to 0 (one-shot stops).</li> <li>When the count stops, the timer reloads the content of the reload register before it stops.</li> </ul>
Wait time	(n+1)(m+1)/fi fi: Frequency of count source n: Value set in TRBPRE register, m: Value set in TRBPR register
One-shot pulse output time	(n+1)(p+1)/fi fi: Frequency of count source n: Value set in TRBPRE register, p: Value set in TRBSC register
Count start conditions	<ul> <li>The TSTART bit in the TRBCR register is set to 1 (count starts) and the next trigger is generated.</li> <li>1 (one-shot starts) is written to the TOSST bit in the TRBOCR register.</li> <li>Trigger input to the INTO pin</li> </ul>
Count stop conditions	<ul> <li>When reloading completes after timer RB underflows during the secondary period.</li> <li>1 (one-shot stops) is written to the TOSSP bit in the TRBOCR register.</li> <li>0 (count stops) is written to the TSTART bit in the TRBCR register.</li> <li>1 (count forcibly stops) is written to the TSTOP bit in the TRBCR register.</li> </ul>
Interrupt request generation timing	In half a cycle of the count source after timer RB underflows during secondary period (at the same time as the waveform output from the TRBO pin ends) [timer RB interrupt].
TRBO pin function	Pulse output
INTO pin functions	When the INOSTG bit in the TRBIOC register is set to 0 (INTO one-shot trigger disabled): programmable I/O port or INTO interrupt input When the INOSTG bit in the TRBIOC register is set to 1 (INTO one-shot trigger enabled): external trigger (INTO interrupt input)
Read from timer	The count value can be read out by reading registers TRBPR and TRBPRE.
Write to timer	<ul> <li>When registers TRBPRE, TRBSC, and TRBPR are written while the count is stopped, values are written to both the reload register and counter.</li> <li>When registers TRBPRE, TRBSC, and TRBPR are written during count operation, values are written to the reload registers only. (1)</li> </ul>
Selectable functions	<ul> <li>Output level select function         The output level of the one-shot pulse waveform is selected by the TOPL bit in the TRBIOC register.     </li> <li>One-shot trigger select function         Refer to 18.5.3 One-Shot Trigger Selection.     </li> </ul>

#### Note:

1. The set value is reflected at the following one-shot pulse after writing to registers TRBSC and TRBPR.

# 18.6.1 Timer RB I/O Control Register (TRBIOC) in Programmable Wait One-Shot Generation Mode

Address 010Ah Bit b7 b6 b5 b4 b3 b2 b1 b0 TOCNT Symbol INOSEG INOSTG TOPL 0 0 0 After Reset 0 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	TOPL	Timer RB output level select bit	O: High-level output of a one-shot pulse, low-level output when the timer stops or during wait  1: Low-level output of a one-shot pulse, low-level output when the timer stops or during wait	R/W
b1	TOCNT	Timer RB output switch bit	Set to 0 in programmable wait one-shot generation mode.	R/W
b2	INOSTG	One-shot trigger control bit (1)	0: <u>INT0</u> pin one-shot trigger disabled 1: INT0 pin one-shot trigger enabled	R/W
b3	INOSEG	One-shot trigger polarity select bit (1)	Falling edge trigger     Rising edge trigger	R/W
b4	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_
b5	_			
b6	_			
b7				

Note:

1. Refer to 18.5.3 One-Shot Trigger Selection.

### 18.6.2 Operating Example




Figure 18.5 Operating Example in Programmable Wait One-Shot Generation Mode

### 18.7 Notes on Timer RB

- Timer RB stops counting after a reset. Set the values in the timer RB and timer RB prescalers before the count starts.
- Even if the prescaler and timer RB is read out in 16-bit units, these registers are read 1 byte at a time in the MCU. Consequently, the timer value may be updated during the period when these two registers are being read.
- In programmable one-shot generation mode and programmable wait one-shot generation mode, when setting the TSTART bit in the TRBCR register to 0 (count stops) or setting the TOSSP bit in the TRBOCR register to 1 (one-shot stops), the timer reloads the value of reload register and stops. Therefore, in programmable one-shot generation mode and programmable wait one-shot generation mode, read the timer count value before the timer stops.
- The TCSTF bit remains 0 (count stops) for one or two cycles of the count source after setting the TSTART bit to 1 (count starts) while the count is stopped.

During this time, do not access registers associated with timer RB <sup>(1)</sup> other than the TCSTF bit. Timer RB starts counting at the first active edge of the count source after the TCSTF bit is set to 1 (during count operation).

The TCSTF bit remains 1 for one or two cycles of the count source after setting the TSTART bit to 0 (count stops) while the count is in progress. Timer RB counting is stopped when the TCSTF bit is set to 0.

During this time, do not access registers associated with timer RB (1) other than the TCSTF bit.

#### Note:

- 1. Registers associated with timer RB: TRBCR, TRBOCR, TRBIOC, TRBMR, TRBPRE, TRBSC, and TRBPR
- When the TSTOP bit in the TRBCR register is set to 1 during timer operation, timer RB stops immediately.
- When 1 is written to the TOSST or TOSSP bit in the TRBOCR register, the value of the TOSSTF bit changes after one or two cycles of the count source have elapsed. When 1 is written to the TOSSP bit during the period between when 1 is written to the TOSST bit and when the TOSSTF bit is set to 1, the TOSSTF bit may be set to either 0 or 1 depending on the content state. Likewise, when 1 is written to the TOSST bit during the period between when 1 is written to the TOSSP bit and when the TOSSTF bit is set to 0, the TOSSTF bit may be set to either 0 or 1.

### 18.7.1 Timer Mode

To write to registers TRBPRE and TRBPR during count operation (TCSTF bit in the TRBCR register is set to 1), note the following:

- When the TRBPRE register is written continuously, allow three or more cycles of the count source for each write interval.
- When the TRBPR register is written continuously, allow three or more cycles of the prescaler underflow for each write interval.

### 18.7.2 Programmable Waveform Generation Mode

To write to registers TRBPRE and TRBPR during count operation (TCSTF bit in the TRBCR register is set to 1), note the following:

- When the TRBPRE register is written continuously, allow three or more cycles of the count source for each write interval.
- When the TRBPR register is written continuously, allow three or more cycles of the prescaler underflow for each write interval.

#### 18.7.3 **Programmable One-Shot Generation Mode**

To write to registers TRBPRE and TRBPR during count operation (TCSTF bit in the TRBCR register is set to 1), note the following:

- When the TRBPRE register is written continuously during count operation, allow three or more cycles of the count source for each write interval.
- When the TRBPR register is written continuously during count operation, allow three or more cycles of the prescaler underflow for each write interval.

#### 18.7.4 **Programmable Wait One-shot Generation Mode**

To write to registers TRBPRE and TRBPR during count operation (TCSTF bit in the TRBCR register is set to 1), note the following:

- When the TRBPRE register is written continuously, allow three or more cycles of the count source for each write interval.
- When the TRBPR register is written continuously, allow three or more cycles of the prescaler underflow for each write interval.

### 19. Timer RC

Timer RC is a 16-bit timer with four I/O pins.

#### 19.1 Introduction

Timer RC uses f1 as its operating clock. Table 19.1 lists the Timer RC Operating Clocks.

#### **Table 19.1 Timer RC Operating Clocks**

Condition	Timer RC Operating Clock
The count source is f1, f2, f4, f8, f32, or TRCCLK input.	f1
(Bits TCK2 to TCK0 in the TRCCR1 register are set to 000b to 101b.)	

Table 19.2 lists the Timer RC Pin Configuration. Figure 19.1 shows the Timer RC Block Diagram.

Timer RC supports the following three modes:

· Timer mode

- Input capture function The counter value is captured to a register, using an external signal as the trigger.

- Output compare function A match between the values of a counter and a register is detected.

(Pin output can be changed at detection.)

The following two modes use the output compare function:

 PWM mode Pulses of a given width are output continuously.

 PWM2 mode A one-shot waveform or PWM waveform is output following the trigger after the

wait time has elapsed.

For the input capture function, the output compare function, and in PWM mode, settings may be selected independently for each pin.

In PWM2 mode, waveforms are output based on a combination of the counter or the register.




Figure 19.1 Timer RC Block Diagram

Table 19.2 Timer RC Pin Configuration

Pin Name	Assigned Pin	I/O	Function
TRCIOA	P4_4	I/O	Function differs according to the mode.
TRCIOB	P4_5, P4_6, or P4_7		Refer to descriptions of individual modes for details.
TRCIOC	P4_6		To dotalio.
TRCIOD	P4_7		
TRCCLK	P4_3	Input	External clock input
TRCTRG	P3_7, P4_3, or P4_4	Input	PWM2 mode external trigger input

## 19.2 Registers

Table 19.3 lists the Registers Associated with Timer RC.

Table 19.3 Registers Associated with Timer RC

			Mod	e		
		Timer				
Address	Symbol	Input Capture Function	Output Compare Function	PWM	PWM2	Related Information
0008h	MSTCR	Valid	Valid	Valid	Valid	19.2.1 Module Standby Control Register (MSTCR)
0120h	TRCMR	Valid	Valid	Valid	Valid	19.2.2 Timer RC Mode Register (TRCMR)
0121h	TRCCR1	Valid	Valid	Valid	Valid	Timer RC control register 1  19.2.3 Timer RC Control Register 1 (TRCCR1)  19.5.1 Timer RC Control Register 1 (TRCCR1) in Timer Mode (Output Compare Function)  19.6.1 Timer RC Control Register 1 (TRCCR1) in PWM Mode  19.7.1 Timer RC Control Register 1 (TRCCR1) in PWM2 Mode
0122h	TRCIER	Valid	Valid	Valid	Valid	19.2.4 Timer RC Interrupt Enable Register (TRCIER)
0123h	TRCSR	Valid	Valid	Valid	Valid	19.2.5 Timer RC Status Register (TRCSR)
0124h	TRCIOR0	Valid	Valid	_	_	Timer RC I/O control register 0, timer RC I/O control register 1 19.2.6 Timer RC I/O Control Register 0 (TRCIOR0) 19.2.7 Timer RC I/O Control Register 1 (TRCIOR1) 19.4.1 Timer RC I/O Control Register 0 (TRCIOR0)
0125h	TRCIOR1					in Timer Mode (Input Capture Function)  19.4.2 Timer RC I/O Control Register 1 (TRCIOR1) in Timer Mode (Input Capture Function)  19.5.2 Timer RC I/O Control Register 0 (TRCIOR0) in Timer Mode (Output Compare Function)  19.5.3 Timer RC I/O Control Register 1 (TRCIOR1) in Timer Mode (Output Compare Function)
0126h 0127h	TRC	Valid	Valid	Valid	Valid	19.2.8 Timer RC Counter (TRC)
0128h 0129h	TRCGRA	Valid	Valid	Valid	Valid	19.2.9 Timer RC General Registers A, B, C, and D (TRCGRA, TRCGRB, TRCGRC, TRCGRD)
012Ah 012Bh	TRCGRB					
012Ch 012Dh	TRCGRC					
012Eh 012Fh	TRCGRD					
0130h	TRCCR2	_	Valid	Valid	Valid	19.2.10 Timer RC Control Register 2 (TRCCR2)
0131h	TRCDF	Valid	Valid	Valid	Valid	19.2.11 Timer RC Digital Filter Function Select Register (TRCDF)
0132h	TRCOER	_	Valid	Valid	Valid	19.2.12 Timer RC Output Master Enable Register (TRCOER)
0133h	TRCADCR	-	Valid	Valid	Valid	19.2.13 Timer RC Trigger Control Register (TRCADCR)
0181h	TRBRCSR	Valid	Valid	Valid	Valid	19.2.14 Timer RB/RC Pin Select Register (TRBRCSR)
0182h	TRCPSR0	Valid	Valid	Valid	Valid	19.2.15 Timer RC Pin Select Register 0 (TRCPSR0)
0183h	TRCPSR1	Valid	Valid	Valid	Valid	19.2.16 Timer RC Pin Select Register 1 (TRCPSR1)

<sup>-:</sup> Invalid

#### 19.2.1 **Module Standby Control Register (MSTCR)**

Address 0008h

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	MSTTRG	MSTTRC	MSTTRD	MSTIIC	_	_	_	1
After Reset	0	0	0	0	0	0	0	0	-

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessary, se	et to 0. When read, the content is 0.	_
b1	_			
b2	_			
b3	MSTIIC	SSU, I <sup>2</sup> C bus standby bit	0: Active	R/W
			1: Standby (1)	
b4	MSTTRD	Timer RD standby bit	0: Active	R/W
			1: Standby (2, 3)	
b5	MSTTRC	Timer RC standby bit	0: Active	R/W
			1: Standby (4)	
b6	MSTTRG	Timer RG standby bit	0: Active	R/W
			1: Standby (5)	
b7	_	Nothing is assigned. If necessary, se	et to 0. When read, the content is 0.	_

- 1. When the MSTIIC bit is set to 1 (standby), any access to the SSU or the I<sup>2</sup>C bus associated registers (addresses 0193h to 019Dh) is disabled.
- 2. When the MSTTRD bit is set to 1 (standby), any access to the timer RD associated registers (addresses 0135h to 015Fh) is disabled.
- 3. To set the MSTTRD bit to 1 (standby), set bits TCK2 to TCK0 in the TRDCRi (i = 0 or 1) register to 000b (f1).
- 4. When the MSTTRC bit is set to 1 (standby), any access to the timer RC associated registers (addresses 0120h to 0133h) is disabled.
- 5. When the MSTTRG bit is set to 1 (standby), any access to the timer RC associated registers (addresses 0170h to 017Fh) is disabled.

# 19.2.2 Timer RC Mode Register (TRCMR)

Address 0120h

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	TSTART	_	BFD	BFC	PWM2	PWMD	PWMC	PWMB	
After Reset	0	1	0	0	1	0	0	0	

Bit	Symbol	Bit Name	Function	R/W
b0	PWMB	PWM mode of TRCIOB select bit (1)	0: Timer mode	R/W
			1: PWM mode	
b1	PWMC	PWM mode of TRCIOC select bit (1)	0: Timer mode	R/W
			1: PWM mode	
b2	PWMD	PWM mode of TRCIOD select bit (1)	0: Timer mode	R/W
			1: PWM mode	
b3	PWM2	PWM2 mode select bit	0: PWM 2 mode	R/W
			1: Timer mode or PWM mode	
b4	BFC	TRCGRC register function select bit (2)	0: General register	R/W
			1: Buffer register of TRCGRA register	
b5	BFD	TRCGRD register function select bit	0: General register	R/W
			1: Buffer register of TRCGRB register	
b6	_	Nothing is assigned. If necessary, set to	0. When read, the content is 1.	
b7	TSTART	TRC count start bit	0: Count stops	R/W
			1: Count starts	

#### Notes

- 1. These bits are enabled when the PWM2 bit is set to 1 (timer mode or PWM mode).
- 2. Set the BFC bit to 0 (general register) in PWM2 mode.

For notes on the TRCMR register in PWM2 mode, refer to 19.9.5 TRCMR Register in PWM2 Mode.

# 19.2.3 Timer RC Control Register 1 (TRCCR1)

Address 0121h

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	CCLR	TCK2	TCK1	TCK0	TOD	TOC	TOB	TOA	
After Reset	0	0	0	0	0	0	0	0	•

Bit	Symbol	Bit Name	Function	R/W
b0	TOA	TRCIOA output level select bit (1)	Function varies according to the operating mode	R/W
b1	TOB	TRCIOB output level select bit (1)	(function).	R/W
b2	TOC	TRCIOC output level select bit (1)		R/W
b3	TOD	TRCIOD output level select bit (1)		R/W
b4	TCK0	Count source select bit (1)	b6 b5 b4 0 0 0: f1	R/W
b5	TCK1		0 0 0.11	R/W
b6	TCK2		0 1 0: f4	R/W
			0 1 1: f8	
			1 0 0: f32	
			1 0 1: TRCCLK input rising edge	
			1 1 0: Do not set.	
			1 1 1: Do not set.	
b7	CCLR	TRC counter clear select bit	0: Clear disabled (free-running operation) 1: TRC counter cleared by input capture or	R/W
			by compare match with the TRCGRA register	

Note:

# 19.2.4 Timer RC Interrupt Enable Register (TRCIER)

Address 0122h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	OVIE	_	_	_	IMIED	IMIEC	IMIEB	IMIEA
After Reset	0	1	1	1	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	IMIEA	Input-capture/compare-match interrupt	0: Interrupt (IMIA) by IMFA bit disabled	R/W
		enable bit A	1: Interrupt (IMIA) by IMFA bit enabled	
b1	IMIEB	Input-capture/compare-match interrupt	0: Interrupt (IMIB) by IMFB bit disabled	R/W
		enable bit B	1: Interrupt (IMIB) by IMFB bit enabled	
b2	IMIEC	Input-capture/compare-match interrupt	0: Interrupt (IMIC) by IMFC bit disabled	R/W
		enable bit C	1: Interrupt (IMIC) by IMFC bit enabled	
b3	IMIED	Input-capture/compare-match interrupt	0: Interrupt (IMID) by IMFD bit disabled	R/W
		enable bit D	1: Interrupt (IMID) by IMFD bit enabled	
b4	_	Nothing is assigned. If necessary, set to 0	. When read, the content is 1.	
b5	_			
b6	_			
b7	OVIE	Overflow interrupt enable bit	0: Interrupt (OVI) by OVF bit disabled	R/W
			1: Interrupt (OVI) by OVF bit enabled	

<sup>1.</sup> Set to these bits when the TSTART bit in the TRCMR register is set to 0 (count stops).

### 19.2.5 Timer RC Status Register (TRCSR)

Address 0123h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	OVF	_	_	_	IMFD	IMFC	IMFB	IMFA
After Reset	0	1	1	1	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W		
b0	IMFA	Input-capture/compare-match flag A	[Condition for setting to 0]	R/W		
b1	IMFB	Input-capture/compare-match flag B	Write 0 after reading. (1)	R/W		
b2	IMFC	Input-capture/compare-match flag C	[Condition for setting to 1]	R/W		
b3	IMFD	Input-capture/compare-match flag D	Refer to Table 19.4 Conditions for Setting Bit of Each Flag to 1.	R/W		
b4	_	Nothing is assigned. If necessary, set to 0. When read, the content is 1.				
b5	_					
b6	_					
b7	OVF	Overflow flag	[Condition for setting to 0] Write 0 after reading. (1) [Condition for setting to 1] Refer to Table 19.4 Conditions for Setting Bit of Each Flag to 1.	R/W		

#### Note:

- 1. The results of writing to these bits are as follows:
  - The bit is set to 0 when it is first read as 1 and then 0 is written to it.
  - The bit remains unchanged even if it is first read as 0 and then 0 is written to it. (The bit's value remains 1 even if it is set to 1 from 0 after being read as 0 and having 0 written to it.)
  - The bit's value remains unchanged if 1 is written to it.

Table 19.4 Conditions for Setting Bit of Each Flag to 1

Bit Symbol	Timer	Mode	PWM Mode	PWM2 Mode		
Dit Symbol	Input capture Function	Output Compare Function	1 WIVI IVIOGE	I WIVIZ IVIOGE		
IMFA	TRCIOA pin input edge (1)	When the values of registers TRC and TRCGRA match.				
IMFB	TRCIOB pin input edge (1)	When the values of registers TRC and TRCGRB match.				
IMFC	TRCIOC pin input edge (1)	When the values of registers TRC and TRCGRC match. (2)				
IMFD	TRCIOD pin input edge (1)	) When the values of registers TRC and TRCGRD match. (2)				
OVF	When the TRC register overflows.					

- 1. Edge selected by bits IOj0 and IOj1 (j = A, B, C, or D) in registers TRCIOR0 and TRCIOR1.
- 2. Includes the condition that bits BFC and BFD are set to 1 (buffer registers of registers TRCGRA and TRCGRB).

#### 19.2.6 Timer RC I/O Control Register 0 (TRCIOR0)

Address 0124h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0
After Reset	1	0	0	0	1	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	IOA0	TRCGRA control bit	Function varies according to the operating mode	R/W
b1	IOA1		(function).	R/W
b2	IOA2	TRCGRA mode select bit (1)	O: Output compare function     I: Input capture function	R/W
b3	_	Reserved bit	Set to 1.	R/W
b4	IOB0	TRCGRB control bit	Function varies according to the operating mode	R/W
b5	IOB1		(function).	R/W
b6	IOB2	TRCGRB mode select bit (2)	O: Output compare function     I: Input capture function	R/W
b7	_	Nothing is assigned. If necessary, se	et to 0. When read, the content is 1.	_

#### Notes:

- 1. When the BFC bit in the TRCMR register is set to 1 (buffer register of TRCGRA register), set the IOC2 bit in the TRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register.
- 2. When the BFD bit in the TRCMR register is set to 1 (buffer register of TRCGRB register), set the IOD2 bit in the TRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.

The TRCIOR0 register is enabled in timer mode. It is disabled in PWM mode and PWM2 mode.

#### 19.2.7 Timer RC I/O Control Register 1 (TRCIOR1)

Address 0125h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0
After Reset	1	0	0	0	1	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	IOC0	TRCGRC control bit	Function varies according to the operating mode	R/W
b1	IOC1		(function).	R/W
b2	IOC2	TRCGRC mode select bit (1)	O: Output compare function     I: Input capture function	R/W
b3	IOC3	TRCGRC register function select bit	TRCIOA output register     General register or buffer register	R/W
b4	IOD0	TRCGRD control bit	Function varies according to the operating mode	R/W
b5	IOD1		(function).	R/W
b6	IOD2	TRCGRD mode select bit (2)	O: Output compare function     I: Input capture function	R/W
b7	IOD3	TRCGRD register function select bit	0: TRCIOB output register 1: General register or buffer register	R/W

- 1. When the BFC bit in the TRCMR register is set to 1 (buffer register of TRCGRA register), set the IOC2 bit in the TRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register.
- 2. When the BFD bit in the TRCMR register is set to 1 (buffer register of TRCGRB register), set the IOD2 bit in the TRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.

The TRCIOR1 register is enabled in timer mode. It is disabled in PWM mode and PWM2 mode.

### 19.2.8 Timer RC Counter (TRC)


Address 0127h to 0126h									
Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_		_		_		_	
After Reset	0	0	0	0	0	0	0	0	
Bit	b15	b14	b13	b12	b11	b10	b9	b8	
Symbol	_	_		_		_	1	_	
After Reset	0	0	0	0	0	0	0	0	

1	Bit	Function	Setting Range	R/W
1	b15 to b0	Counts a count source. Count operation is increment.	0000h to FFFFh	R/W
		When an overflow occurs, the OVF bit in the TRCSR register is set to 1.		

Access the TRC register in 16-bit units. Do not access it in 8-bit units.

# 19.2.9 Timer RC General Registers A, B, C, and D (TRCGRA, TRCGRB, TRCGRC, TRCGRD)

Address 0129h to 0128h (TRCGRA), 012Bh to 012Ah (TRCGRB), 012Dh to 012Ch (TRCGRC), 012Fh to 012Eh (TRCGRD)



Bit	Function	R/W
b15 to b0	Function varies according to the operating mode.	R/W

Access registers TRCGRA to TRCGRD in 16-bit units. Do not access them in 8-bit units.

# 19.2.10 Timer RC Control Register 2 (TRCCR2)

Address 0130h

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	TCEG1	TCEG0	CSEL	_	_	POLD	POLC	POLB	l
After Reset	0	0	0	1	1	0	0	0	

Bit	Symbol	Bit Name	Function	R/W			
b0	POLB	PWM mode output level	0: TRCIOB output level selected as low active	R/W			
		control bit B (1)	1: TRCIOB output level selected as high active				
b1	POLC	PWM mode output level	0: TRCIOC output level selected as low active	R/W			
		control bit C (1)	1: TRCIOC output level selected as high active				
b2	POLD	PWM mode output level	0: TRCIOD output level selected as low active	R/W			
		control bit D (1)	1: TRCIOD output level selected as high active				
b3	_	Nothing is assigned. If necessary, set to 0. When read, the content is 1.					
b4	_						
b5	CSEL	TRC count operation select bit (2)	0: Count continues at compare match with	R/W			
			the TRCGRA register				
			1: Count stops at compare match with				
			the TRCGRA register				
b6	TCEG0	TRCTRG input edge select bit (3)	b7 b6   0 0: Trigger input from the TRCTRG pin disabled	R/W			
b7	TCEG1		0 1: Rising edge selected	R/W			
			1 0: Falling edge selected				
			1 1: Both edges selected				
			3				

- 1. Enabled when in PWM mode.
- 2. Enabled when in output compare function, PWM mode, or PWM2 mode. For notes on PWM2 mode, refer to 19.9.5 TRCMR Register in PWM2 Mode.
- 3. Enabled when in PWM2 mode.

# 19.2.11 Timer RC Digital Filter Function Select Register (TRCDF)

Address 0131h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	DFCK1	DFCK0	_	DFTRG	DFD	DFC	DFB	DFA
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	DFA	TRCIOA pin digital filter function select bit (1)	Function is not used     Function is used	R/W
b1	DFB	TRCIOB pin digital filter function select bit (1)	Function is not used     Function is used	R/W
b2	DFC	TRCIOC pin digital filter function select bit (1)	Function is not used     Function is used	R/W
b3	DFD	TRCIOD pin digital filter function select bit (1)	Function is not used     Function is used	R/W
b4	DFTRG	TRCTRG pin digital filter function select bit (2)	Function is not used     Function is used	R/W
b5	_	Nothing is assigned. If necessary, set to 0. Wh	nen read, the content is 0.	_
b6 b7	DFCK0 DFCK1	Digital filter function clock select bit (1, 2)	b7 b6 0 0: f32 0 1: f8 1 0: f1 1 1: Count source (clock selected by bits TCK0 to TCK2 in the TRCCR1 register)	R/W R/W

- 1. These bits are enabled for the input capture function.
- 2. These bits are enabled when in PWM2 mode and bits TCEG1 to TCEG0 in the TRCCR2 register are set to 01b, 10b, or 11b (TRCTRG trigger input enabled).

## 19.2.12 Timer RC Output Master Enable Register (TRCOER)

Address (	0132h								
Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	PTO	_	_	_	ED	EC	EB	EA	1
After Reset	0	1	1	1	1	1	1	1	-

Bit	Symbol	Bit Name	Function	R/W
b0	EA	TRCIOA output disable bit (1)	0: Output enabled 1: Output disabled (TRCIOA pin functions as a programmable I/O port)	R/W
b1	EB	TRCIOB output disable bit (1)	0: Output enabled 1: Output disabled (TRCIOB pin functions as a programmable I/O port)	R/W
b2	EC	TRCIOC output disable bit (1)	0: Output enabled 1: Output disabled (TRCIOC pin functions as a programmable I/O port)	R/W
b3	ED	TRCIOD output disable bit (1)	0: Output enabled 1: Output disabled (TRCIOD pin functions as a programmable I/O port)	R/W
b4	_	Nothing is assigned. If necessary,	set to 0. When read, the content is 1.	_
b5	_			
b6	_			
b7	PTO	INTO of pulse output forced cutoff signal input enabled bit	0: Pulse output forced cutoff input disabled 1: Pulse output forced cutoff input enabled (Bits EA, EB, EC, and ED are set to 1 (output disabled) when a low-level signal is applied to the INTO pin)	R/W

#### Note:

# 19.2.13 Timer RC Trigger Control Register (TRCADCR)

Address 0133h Bit b7 b6 b5 b4 b3 b2 b1 b0 ADTRGDE ADTRGCE ADTRGBE ADTRGAE Symbol After Reset 0 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	,	A/D trigger A enable bit	0: A/D trigger disabled 1: A/D trigger generated at compare match	R/W
b1	ADTRGBE	A/D trigger B enable bit	between registers TRC and TRCGRA  0: A/D trigger disabled	R/W
			1: A/D trigger generated at compare match between registers TRC and TRCGRB	
b2	ADTRGCE	A/D trigger C enable bit	0: A/D trigger disabled 1: A/D trigger generated at compare match between registers TRC and TRCGRC	R/W
b3	ADTRGDE	A/D trigger D enable bit	0: A/D trigger disabled 1: A/D trigger generated at compare match between registers TRC and TRCGRD	R/W
b4	_	Nothing is assigned. If necessary, s	et to 0. When read, the content is 0.	_
b5	_			
b6	<u> </u>			
b7	<u> </u>			

<sup>1.</sup> These bits are disabled for pins set as input-capture input.

# 19.2.14 Timer RB/RC Pin Select Register (TRBRCSR)

Address 0181h

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	TRCTRGSEL1	TRCTRGSEL0	_	TRCCLKSEL0	_	_	_	_	
After Reset	0	0	0	0	0	0	0	0	

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_
b1	_			
b2	_			
b3	_			
b4	TRCCLKSEL0	TRCCLK pin select bit	0: TRCCLK pin not used 1: TRCCLK pin used	R/W
b5	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_
b6	TRCTRGSEL0	TRCTRG pin select bit	b7 b6   0 0: TRCTRG pin not used	R/W
b7	TRCTRGSEL1		0 1: P3_7 assigned 1 0: P4_3 assigned 1 1: P4_4 assigned	R/W

The register function for timer RB is not implemented.

To use the I/O pins for timer RC, set the TRBRCSR register.

Set this register before setting the timer RC associated registers. Also, do not change the setting value of the TRCCLKSEL0 bit during timer RC operation.

# 19.2.15 Timer RC Pin Select Register 0 (TRCPSR0)

Address	0182h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	TRCIOBSEL1	TRCIOBSEL0	_	_	_	TRCIOASEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TRCIOASEL0	TRCIOA pin select bit	0: TRCIOA pin not used 1: TRCIOA pin used	R/W
b1	_	Nothing is assigned. If necessary, set t	o 0. When read, the content is 0.	_
b2	_			
b3	_			
b4	TRCIOBSEL0	TRCIOB pin select bit	b5 b4	R/W
b5	TRCIOBSEL1		0 0: TRCIOB pin not used 0 1: P4_5 assigned 1 0: P4_6 assigned 1 1: P4_7 assigned	R/W
b6	_	Nothing is assigned. If necessary, set t	o 0. When read, the content is 0.	_
b7	_			

The TRCPSR0 register selects whether to use the timer RC input. To use the input pins for timer RC, set this register.

Set the TRCPSR0 register before setting the timer RC associated registers. Also, do not change the setting value of this register during timer RC operation.

### 19.2.16 Timer RC Pin Select Register 1 (TRCPSR1)

Address 0183h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_		TRCIODSEL0	_	_	_	TRCIOCSEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W			
b0	TRCIOCSEL0	TRCIOC pin select bit (1)	0: TRCIOC pin not used	R/W			
			1: P4_6 assigned				
b1	_	Nothing is assigned. If necessary, set t	othing is assigned. If necessary, set to 0. When read, the content is 0.				
b2	_						
b3	_						
b4	TRCIODSEL0	TRCIOD pin select bit (2)	0: TRCIOD pin not used	R/W			
			1: P4_7 assigned				
b5	_	Nothing is assigned. If necessary, set t	o 0. When read, the content is 0.	_			
b6	_						
b7							

#### Notes:

- 1. When bits TRCIOBSEL1 to TRCIOBSEL0 in the TRCPSR0 register are set to 10b (P4\_6 assigned as TRCIOB pin), P4\_6 functions as the TRCIOB pin regardless of the content of the TRCIOCSEL0 bit.
- 2. When bits TRCIOBSEL1 to TRCIOBSEL0 in the TRCPSR0 register are set to 11b (P4\_7 assigned as TRCIOB pin), P4\_7 functions as the TRCIOB pin regardless of the content of the TRCIODSEL0 bit.

The TRCPSR1 register selects whether to use the timer RC input. To use the input pins for timer RC, set this register.

Set the TRCPSR1 register before setting the timer RC associated registers. Also, do not change the setting value of this register during timer RC operation.

### 19.3 Common Items for Multiple Modes

### 19.3.1 Count Source

The method of selecting the count source is common to all modes.

Table 19.5 lists the Count Source Selection, and Figure 19.2 shows the Count Source Block Diagram.

Table 19.5 Count Source Selection

Count Source	Selection Method
f1, f2, f4, f8, f32	The count source is selected by bits TCK2 to TCK0 in TRCCR1 register
External signal input to TRCCLK pin	Bits TCK2 to TCK0 in TRCCR1 register are set to 101b (count source is rising edge of external clock) The corresponding direction bit in the direction register is set to 0 (input mode)




Figure 19.2 Count Source Block Diagram

The pulse width of the external clock input to the TRCCLK pin should be set to three cycles or more of the timer RC operation clock. (See **Table 19.1 Timer RC Operating Clocks.**)

### 19.3.2 Buffer Operation

Bits BFC and BFD in the TRCMR register are used to select the TRCGRC or TRCGRD register as the buffer register of the TRCGRA or TRCGRB register.

- Buffer register of TRCGRA register: TRCGRC register
- Buffer register of TRCGRB register: TRCGRD register

Buffer operation differs depending on the mode.

Table 19.6 lists the Buffer Operation in Each Mode, Figure 19.3 shows the Buffer Operation of Input Capture Function, and Figure 19.4 shows the Buffer Operation of Output Compare Function.

Table 19.6 Buffer Operation in Each Mode

Function, Mode	Transfer Timing	Transfer Destination Register
Input capture function	Input capture signal input	The content of the TRCGRA
		(TRCGRB) register is transferred to
		the buffer register.
Output compare function	Compare match between the TRC	The content of the buffer register is
PWM mode	register and the TRCGRA (TRCGRB)	transferred to the TRCGRA
r vvivi illoue	register	(TRCGRB) register.
PWM2 mode	Compare match between the TRC	The content of the buffer register
	register and the TRCGRA register	(TRCGRD) is transferred to the
	TRCTRG pin trigger input	TRCGRB register.




Figure 19.3 Buffer Operation of Input Capture Function




Figure 19.4 Buffer Operation of Output Compare Function

Make the following settings in timer mode.

- To use the TRCGRC register as the buffer register of the TRCGRA register: Set the IOC2 bit in the TRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register.
- To use the TRCGRD register as the buffer register of the TRCGRB register: Set the IOD2 bit in the TRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.

When the TRCGRC or TRCGRD register is also used as the buffer register for the output compare function, in PWM mode, or PWM2 mode, the IMFC or IMFD bit in the TRCSR register is set to 1 by a compare match with the TRC register.

When the TRCGRC register or TRCGRD register is also used as the buffer register for the input capture function, the IMFC or IMFD bit in the TRCSR register is set to 1 at the input edge of a signal input to the TRCIOC or TRCIOD pin.

### 19.3.3 Digital Filter

The input to TRCTRG or TRCIOj (j = A, B, C, or D) is sampled, and the level is determined when three matches occur. The digital filter function and sampling clock can be selected using the TRCDF register. Figure 19.5 shows a Block Diagram of Digital Filter.




Figure 19.5 Block Diagram of Digital Filter

### 19.3.4 Forced Cutoff of Pulse Output

When using the timer mode's output compare function, PWM mode, or PWM2 mode, pulse output from the TRCIOj (j = A, B, C, or D) output pin can be forcibly cut off and the TRCIOj pin set to function as a programmable I/O port by means of input to the  $\overline{INTO}$  pin.

A pin used for output by the timer mode's output compare function, PWM mode, or PWM2 mode can be set to function as the timer RC output pin by setting the Ej bit in the TRCOER register to 0 (timer RC output enabled). If a low-level signal is input to the  $\overline{\text{INT0}}$  pin while the PTO bit in the TRCOER register is set to 1 (pulse output forced cutoff signal input  $\overline{\text{INT0}}$  enabled), bits EA, EB, EC, and ED in the TRCOER register are all set to 1 (timer RC output disabled, TRCIOj output pin functions as a programmable I/O port). When one or two cycles of the timer RC operation clock after a low-level signal input to the  $\overline{\text{INT0}}$  pin (refer to **Table 19.1 Timer RC Operating Clocks**) has elapsed, the TRCIOj output pin functions as a programmable I/O port.

Make the following settings to use this function.

- Set the pin state following forced cutoff of pulse output (high impedance (input), low-level output, or high-level output). (Refer to **6. I/O Ports**.)
- Set the INT0EN bit to 1 ( $\overline{\text{INT0}}$  input enabled) and the INT0PL bit to 0 (one edge) in the INTEN register.
- Set the direction registers for the I/O ports selected as INTO to input mode: When INTO is assigned to P3\_0 by the INTOSELO bit in the INTSR register, set the PD3\_0 bit in the PD3 register to 0 (input mode).
  - When INT0 is assigned to P11\_0 by the INT0SEL0 bit in the INTSR register, set the PD11\_0 bit in the PD11 register to 0 (input mode).
- Select the INTO digital filter with bits INTOFO and INTOF1 in the INTF register.
- Set the PTO bit in the TRCOER register to 1 (pulse output forced cutoff signal input INTO enabled).

The IR bit in the INTOIC register is set to 1 (interrupt requested) in accordance with the setting of the POL bit and a change in the INTO pin input (refer to 11.8 Notes on Interrupts). For details on interrupts, refer to 11. Interrupts.




Figure 19.6 Forced Cutoff of Pulse Output

## 19.4 Timer Mode (Input Capture Function)

This function measures the width or period of an external signal. An external signal input to the TRCIOj (j = A, B, C, or D) pin acts as a trigger for transferring the content of the TRC register (counter) to the TRCGRj register (input capture). The input capture function, or any other mode or function, can be selected for each individual pin. Table 19.7 lists the Input Capture Function Specifications, Figure 19.7 shows a Block Diagram of Input Capture Function, Table 19.8 lists the Functions of TRCGRj Register when Using Input Capture Function, and Figure 19.8 shows an Operating Example of Input Capture Function.

**Table 19.7 Input Capture Function Specifications** 

Item	Specification
Count sources	f1, f2, f4, f8, f32, or
	external signal (rising edge) input to the TRCCLK pin
Count operation	Increment
Count period	<ul> <li>The CCLR bit in the TRCCR1 register is set to 0 (free-running operation): 1/fk × 65,536 fk: Frequency of count source</li> <li>The CCLR bit in the TRCCR1 register is set to 1 (TRC register is set to 0000h by TRCGRA compare match): 1/fk × (n + 1) n: Value set in TRCGRA register</li> </ul>
Count start condition	1 (count starts) is written to the TSTART bit in the TRCMR register.
Count stop condition	0 (count stops) is written to the TSTART bit in the TRCMR register. The TRC register retains a value before the count stops.
Interrupt request generation timing	Input capture (active edge of the TRCIOj input)     TRC register overflows
TRCIOA, TRCIOB, TRCIOC, and TRCIOD pins function	Programmable I/O port or input capture input (selectable for each individual pin)
INT0 pin function	Programmable I/O port or INT0 interrupt input
Read from timer	The count value can be read by reading TRC register.
Write to timer	The TRC register can be written to.
Selectable functions	<ul> <li>Input-capture input pin selection One or more of pins TRCIOA, TRCIOB, TRCIOC, and TRCIOD</li> <li>Input-capture input active edge selection Rising edge, falling edge, or both rising and falling edges</li> <li>Buffer operation (Refer to 19.3.2 Buffer Operation.)</li> <li>Digital filter (Refer to 19.3.3 Digital Filter.)</li> <li>Timing for setting the TRC register to 0000h Overflow or input capture</li> </ul>

i = A, B, C, or D




Figure 19.7 Block Diagram of Input Capture Function

# 19.4.1 Timer RC I/O Control Register 0 (TRCIOR0) in Timer Mode (Input Capture Function)

Address 0124h Bit b7 b6 b5 b4 b3 b2 b1 b0 IOB2 IOB1 IOB0 IOA3 IOA2 IOA1 IOA0 Symbol After Reset 0 0 0 1 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0 b1	IOA0 IOA1	TRCGRA control bit	b1 b0 0 0: Input capture to the TRCGRA register at the rising edge 0 1: Input capture to the TRCGRA register at the falling edge 1 0: Input capture to the TRCGRA register at both edges 1 1: Do not set.	R/W R/W
b2	IOA2	TRCGRA mode select bit (1)	Set to 1 (input capture) for the input capture function.	R/W
b3	IOA3	TRCGRA input-capture input switch bit <sup>(3)</sup>	0: fOCO128 signal 1: TRCIOA pin input	R/W
b4 b5	IOB0 IOB1	TRCGRB control bit	<ul> <li>b5 b4</li> <li>0 0: Input capture to the TRCGRB register at the rising edge</li> <li>0 1: Input capture to the TRCGRB register at the falling edge</li> <li>1 0: Input capture to the TRCGRB register at both edges</li> <li>1 1: Do not set.</li> </ul>	R/W R/W
b6	IOB2	TRCGRB mode select bit (2)	Set to 1 (input capture) for the input capture function.	R/W
b7	_	Nothing is assigned. If necessary, se	et to 0. When read, the content is 1.	_

- 1. When the BFC bit in the TRCMR register is set to 1 (buffer register of TRCGRA register), set the IOC2 bit in the TRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register.
- 2. When the BFD bit in the TRCMR register is set to 1 (buffer register of TRCGRB register), set the IOD2 bit in the TRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.
- 3. The IOA3 bit is enabled when the IOA2 bit is set to 1 (input capture function).

# 19.4.2 Timer RC I/O Control Register 1 (TRCIOR1) in Timer Mode (Input Capture Function)

Address 0125h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0
After Reset	1	0	0	0	1	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0 b1	IOC0 IOC1	TRCGRC control bit	0 0: Input capture to the TRCGRC register at the rising edge     1: Input capture to the TRCGRC register at the falling edge     1 0: Input capture to the TRCGRC register at both edges     1 1: Do not set.	R/W R/W
b2	IOC2	TRCGRC mode select bit (1)	Set to 1 (input capture) for the input capture function.	R/W
b3	IOC3	TRCGRC register function select bit	Set to 1.	R/W
b4 b5	IOD0 IOD1	TRCGRD control bit	<ul> <li>b5 b4</li> <li>0 0: Input capture to the TRCGRD register at the rising edge</li> <li>0 1: Input capture to the TRCGRD register at the falling edge</li> <li>1 0: Input capture to the TRCGRD register at both edges</li> <li>1 1: Do not set.</li> </ul>	R/W R/W
b6	IOD2	TRCGRD mode select bit (2)	Set to 1 (input capture) for the input capture function.	R/W
b7	IOD3	TRCGRD register function select bit	Set to 1.	R/W

#### Notes:

- 1. When the BFC bit in the TRCMR register is set to 1 (buffer register of TRCGRA register), set the IOC2 bit in the TRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register.
- 2. When the BFD bit in the TRCMR register is set to 1 (buffer register of TRCGRB register), set the IOD2 bit in the TRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.

Table 19.8 Functions of TRCGRj Register when Using Input Capture Function

Register	Setting	Register Function	Input Capture Input Pin
TRCGRA	_	General register. Can be used to read the TRC register value	TRCIOA
TRCGRB		at input capture.	TRCIOB
TRCGRC	BFC = 0	General register. Can be used to read the TRC register value	TRCIOC
TRCGRD	BFD = 0	at input capture.	TRCIOD
TRCGRC	BFC = 1	Buffer registers. Can be used to retain the transferred value	TRCIOA
TRCGRD	BFD = 1	from the general register. (Refer to 19.3.2 Buffer Operation.)	TRCIOB

j = A, B, C, or D

BFC, BFD: Bits in TRCMR register

### 19.4.3 Operating Example




Figure 19.8 Operating Example of Input Capture Function

### 19.5 Timer Mode (Output Compare Function)

This function detects when the contents of the TRC register (counter) and the TRCGRj register (j = A, B, C, or D) match (compare match). When a match occurs, a signal is output from the TRCIOj pin at a given level. The output compare function, or other mode or function, can be selected for each individual pin.

Table 19.9 lists the Output Compare Function Specifications, Figure 19.9 shows a Block Diagram of Output Compare Function, Table 19.10 lists the Functions of TRCGRj Register when Using Output Compare Function, and Figure 19.10 shows an Operating Example of Output Compare Function.

**Table 19.9 Output Compare Function Specifications** 

Item	Specification
Count sources	f1, f2, f4, f8, f32, or external signal input to the TRCCLK pin (rising edge)
Count operation	Increment
Count periods	The CCLR bit in the TRCCR1 register is set to 0 (free-running operation):  1/fk × 65,536  fk: Frequency of count source  The CCLR bit in the TRCCR1 register is set to 1 (TRC register is set to 0000h by TRCGRA compare match):  1/fk × (n + 1)  n: Value set in TRCGRA register
Waveform output timing	Compare match
Count start condition	1 (count starts) is written to the TSTART bit in the TRCMR register.
Count stop condition	When the CSEL bit in the TRCCR2 register is set to 0 (count continues after compare match with the TRCGRA register).     O (count stops) is written to the TSTART bit in the TRCMR register.     The output compare output pin retains the output level before the count stops, the TRC register retains a value before the count stops.      When the CSEL bit in the TRCCR2 register is set to 1 (count stops at compare match with the TRCGRA register).     The count stops at a compare match with the TRCGRA register. The output-compare output pin retains the level after the output is changed by the compare match.
Interrupt request generation timing	Compare match (the contents of the TRC register and the TRCGRj register match.)     TRC register overflow
TRCIOA, TRCIOB, TRCIOC, and TRCIOD pins function	Programmable I/O port or output compare output (selectable for each individual pin)
INTO pin function	Programmable I/O port, pulse output forced cutoff signal input, or INTO interrupt input
Read from timer	The count value can be read by reading the TRC register.
Write to timer	The TRC register can be written to.
Selectable functions	Output-compare output pin selection One or more of pins TRCIOA, TRCIOB, TRCIOC, and TRCIOD  Output level selection at the compare match Low-level output, High-level output, or toggle output  Initial output level selection Selectable output level for the period from the count start to the compare match Timing for setting the TRC register to 0000h Overflow or compare match with the TRCGRA register  Buffer operation (Refer to 19.3.2 Buffer Operation.)  Pulse output forced cutoff signal input (Refer to 19.3.4 Forced Cutoff of Pulse Output.)  Timer RC can be used as an internal timer by disabling the timer RC output Changing output pins for registers TRCGRC and TRCGRD TRCGRC can be used for output control of the TRCIOA pin and TRCGRD can be used for output control of the TRCIOA pin.  A/D trigger generation

j = A, B, C, or D




Figure 19.9 Block Diagram of Output Compare Function

# 19.5.1 Timer RC Control Register 1 (TRCCR1) in Timer Mode (Output Compare Function)

Address 0121h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	CCLR	TCK2	TCK1	TCK0	TOD	TOC	TOB	TOA
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TOA	TRCIOA output level select bit (1, 2)	0: Initial output at low	R/W
b1	TOB	TRCIOB output level select bit (1, 2)	1: Initial output at high	R/W
b2	TOC	TRCIOC output level select bit (1, 2)		R/W
b3	TOD	TRCIOD output level select bit (1, 2)		R/W
b4	TCK0	Count source select bit (1)	b6 b5 b4 0 0 0; f1	R/W
b5	TCK1		0 0 1: f2	R/W
b6	TCK2		0 1 0: f4	R/W
			0 1 1: f8	
			1 0 0: f32	
			1 0 1: TRCCLK input rising edge	
			1 1 0: Do not set.	
			1 1 1: Do not set.	
b7	CCLR	TRC counter clear select bit	0: Clear disabled (free-running operation)	R/W
			1: Clear by compare match with the TRCGRA register	

#### Notes:

- 1. Set to these bits when the TSTART bit in the TRCMR register is set to 0 (count stops).
- If the pin function is set for waveform output (refer to 6.6 Port Settings), the initial output level is output when the TRCCR1 register is set.

Table 19.10 Functions of TRCGRj Register when Using Output Compare Function

Register	Setting	Register Function	Output Compare Output Pin
TRCGRA	_	General register. Write a compare value to one of these	TRCIOA
TRCGRB		registers.	TRCIOB
TRCGRC	BFC = 0	General register. Write a compare value to one of these	TRCIOC
TRCGRD	BFD = 0	registers.	TRCIOD
TRCGRC	BFC = 1	Buffer register. Write the next compare value to one of	TRCIOA
TRCGRD	BFD = 1	these registers. (Refer to 19.3.2 Buffer Operation.)	TRCIOB

j = A, B, C, or D

BFC, BFD: Bits in TRCMR register

# 19.5.2 Timer RC I/O Control Register 0 (TRCIOR0) in Timer Mode (Output Compare Function)

Address 0124h Bit b7 b6 b5 b4 b3 b2 b1 b0 IOB2 IOB1 IOB0 IOA3 IOA2 IOA1 IOA0 Symbol After Reset 0 0 0 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0 b1	IOA0 IOA1	TRCGRA control bit	0 0: Pin output by compare match is disabled (TRCIOA pin functions as a programmable I/O port) 0 1: Low-level output at compare match with the TRCGRA register 1 0: High-level output at compare match with the TRCGRA register 1 1: Toggle output at compare match with the TRCGRA register	R/W R/W
b2	IOA2	TRCGRA mode select bit (1)	Set to 0 (output compare) for the output compare function.	R/W
b3	IOA3	TRCGRA input capture input switch bit	Set to 1.	R/W
b4 b5	IOB0 IOB1	TRCGRB control bit	0 0: Pin output by compare match is disabled (TRCIOB pin functions as a programmable I/O port) 0 1: Low-level output at compare match with the TRCGRB register 1 0: High-level output at compare match with the TRCGRB register 1 1: Toggle output at compare match with the TRCGRB register	R/W R/W
b6	IOB2	TRCGRB mode select bit (2)	Set to 0 (output compare) for the output compare function.	R/W
b7	_	Nothing is assigned. If necessa	ry, set to 0. When read, the content is 1.	_

- 1. When the BFC bit in the TRCMR register is set to 1 (buffer register of TRCGRA register), set the IOC2 bit in theTRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register.
- 2. When the BFD bit in the TRCMR register is set to 1 (buffer register of TRCGRB register), set the IOD2 bit in the TRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.

# 19.5.3 Timer RC I/O Control Register 1 (TRCIOR1) in Timer Mode (Output Compare Function)

Address 0125h Bit b7 b6 b5 b4 b3 b2 b1 b0 IOC1 IOD3 IOD2 IOD1 IOD0 IOC3 IOC2 IOC0 Symbol After Reset 0 0 0 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0 b1	IOC0 IOC1	TRCGRC control bit	0 0: Pin output by compare match is disabled 0 1: Low-level output at compare match with the TRCGRC register 1 0: High-level output at compare match with the TRCGRC register 1 1: Toggle output at compare match with the TRCGRC register	R/W R/W
b2	IOC2	TRCGRC mode select bit (1)	Set to 0 (output compare) for the output compare function.	R/W
b3	IOC3	TRCGRC register function select bit	0: TRCIOA output register 1: General register or buffer register	R/W
b4 b5	IOD0 IOD1	TRCGRD control bit	0 0: Pin output by compare match is disabled 0 1: Low-level output at compare match with the TRCGRD register 1 0: High-level output at compare match with the TRCGRD register 1 1: Toggle output at compare match with the TRCGRD register	R/W R/W
b6	IOD2	TRCGRD mode select bit (2)	Set to 0 (output compare) for the output compare function.	R/W
b7	IOD3	TRCGRD register function select bit	0: TRCIOB output register 1: General register or buffer register	R/W

- 1. When the BFC bit in the TRCMR register is set to 1 (buffer register of TRCGRA register), set the IOC2 bit in theTRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register.
- 2. When the BFD bit in the TRCMR register is set to 1 (buffer register of TRCGRB register), set the IOD2 bit in theTRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.

# 19.5.4 Timer RC Control Register 2 (TRCCR2) in Timer Mode (Output Compare Function)

Address 0130h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TCEG1	TCEG0	CSEL	_	_	POLD	POLC	POLB
After Reset	0	0	0	1	1	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	POLB	PWM mode output level	0: TRCIOB output level selected as low active	R/W
		control bit B (1)	1: TRCIOB output level selected as high active	
b1	POLC	PWM mode output level	0: TRCIOC output level selected as low active	R/W
		control bit C (1)	1: TRCIOC output level selected as high active	
b2	POLD	PWM mode output level	0: TRCIOD output level selected as low active	R/W
		control bit D (1)	1: TRCIOD output level selected as high active	
b3	_	Nothing is assigned. If necessary, set	o 0. When read, the content is 1.	_
b4	_			
b5	CSEL	TRC count operation select bit (2)	0: Count continues at compare match with	R/W
			the TRCGRA register	
			1: Count stops at compare match with	
			the TRCGRA register	
b6	TCEG0	TRCTRG input edge select bit (3)	b7 b6	R/W
b7	TCEG1	1	0 0: Trigger input from the TRCTRG pin disabled 0 1: Rising edge selected	R/W
			1 0: Falling edge selected	
			1 1: Both edges selected	
			1 1. Dotti edges selected	

- 1. Enabled when in PWM mode.
- 2. Enabled when in output compare function, PWM mode, or PWM2 mode. For notes on PWM2 mode, refer to 19.9.5 TRCMR Register in PWM2 Mode.
- 3. Enabled when in PWM2 mode.

## 19.5.5 Operating Example




Figure 19.10 Operating Example of Output Compare Function

## 19.5.6 Changing Output Pins in Registers TRCGRC and TRCGRD

The TRCGRC register can be used for output control of the TRCIOA pin, and the TRCGRD register can be used for output control of the TRCIOB pin. Each pin output can be controlled as follows:

- TRCIOA output is controlled by the values of registers TRCGRA and TRCGRC.
- TRCIOB output is controlled by the values of registers TRCGRB and TRCGRD.





Figure 19.11 Changing Output Pins in Registers TRCGRC and TRCGRD

Change output pins in registers TRCGRC and TRCGRD as follows:

- Set the IOC3 bit in the TRCIOR1 register to 0 (TRCIOA output register) and set the IOD3 bit to 0 (TRCIOB output register).
- Set bits BFC and BFD in the TRCMR register to 0 (general register).
- Set different values in registers TRCGRC and TRCGRA. Also, set different values in registers TRCGRD and TRCGRB.

Figure 19.12 shows an Operating Example When TRCGRC Register is Used for Output Control of TRCIOA Pin and TRCGRD Register is Used for Output Control of TRCIOB Pin.



**Figure 19.12** Operating Example When TRCGRC Register is Used for Output Control of TRCIOA Pin and TRCGRD Register is Used for Output Control of TRCIOB Pin

## 19.6 PWM Mode

This mode outputs PWM waveforms. A maximum of three PWM waveforms with the same period are output. PWM mode or timer mode can be selected for each individual pin. (However, the TRCGRA register cannot be used for timer mode since the register is used when using any pin for PWM mode.)

Table 19.11 lists the PWM Mode Specifications, Figure 19.13 shows a Block Diagram of PWM Mode, Table 19.12 lists the Functions of TRCGRh Register in PWM Mode, and Figures 19.14 and 19.15 show Operating Examples in PWM Mode.

Table 19.11 PWM Mode Specifications

Item	Specification
Count source	f1, f2, f4, f8, f32, or
	external signal (rising edge) input to the TRCCLK pin
Count operation	Increment
PWM waveform	PWM period: $1/fk \times (m + 1)$
	Active level width: $1/fk \times (m - n)$
	Inactive width: $1/fk \times (n + 1)$
	fk: Frequency of count source m: Value set in TRCGRA register
	n: Value set in TROGRA register
	m+1
	n+1 m-n (Active level is low)
Count start condition	1 (count starts) is written to the TSTART bit in the TRCMR register.
Count stop condition	• When the CSEL bit in the TRCCR2 register is set to 0 (count continues after compare match with the TRCGRA register).
	0 (count stops) is written to the TSTART bit in the TRCMR register.
	The PWM output pin retains the output level before the count stops,
	The TRC register retains a value before the count stops.
	When the CSEL bit in the TRCCR2 register is set to 1 (count stops at
	compare match with the TRCGRA register).  The count stops at a compare match with the TRCGRA register. The
	PWM output pin retains the level after the output is changed by the
	compare match.
Interrupt request	Compare match (the contents of the TRC register and the TRCGR)
generation timing	register match)
	TRC register overflow
TRCIOA pin function	Programmable I/O port
TRCIOB, TRCIOC, and	Programmable I/O port or PWM output
TRCIOD pins function	(selectable for each individual pin)
INT0 pin function	Programmable I/O port, pulse output forced cutoff signal input, or INTO
	interrupt input
Read from timer	The count value can be read by reading the TRC register.
Write to timer	The TRC register can be written to.
Selectable functions	One to three pins selectable as PWM pins
	One or more of pins TRCIOB, TRCIOC, and TRCIOD
	Active level selectable for each individual pin
	<ul> <li>Initial level selectable for each individual pin</li> <li>Buffer operation (Refer to 19.3.2 Buffer Operation.)</li> </ul>
	• Pulse output forced cutoff signal input (Refer to 19.3.4 Forced Cutoff
	of Pulse Output.)
	• A/D trigger generation
	1 30 0

$$\begin{split} j &= B,\,C,\,or\,D\\ h &= A,\,B,\,C,\,or\,D \end{split}$$




Figure 19.13 Block Diagram of PWM Mode

# 19.6.1 Timer RC Control Register 1 (TRCCR1) in PWM Mode

Address 0121h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	CCLR	TCK2	TCK1	TCK0	TOD	TOC	TOB	TOA
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TOA	TRCIOA output level select bit (1)	Disabled in PWM mode.	R/W
b1	TOB	TRCIOB output level select bit (1, 2)	0: Initial output selected as non-active level	R/W
b2	TOC	TRCIOC output level select bit (1, 2)	1: Initial output selected as active level	R/W
b3	TOD	TRCIOD output level select bit (1, 2)		R/W
b4	TCK0	Count source select bit (1)	b6 b5 b4 0 0 0; f1	R/W
b5	TCK1		0 0 1: f2	R/W
b6	TCK2		0 1 0: f4	R/W
			0 1 1: f8	
			1 0 0: f32	
			1 0 1: TRCCLK input rising edge	
			1 1 0: Do not set.	
			1 1 1: Do not set.	
b7	CCLR	TRC counter clear select bit	0: Clear disabled (free-running operation)	R/W
			1: Clear by compare match with the TRCGRA register	

- 1. Set to these bits when the TSTART bit in the TRCMR register is set to 0 (count stops).
- 2. If the pin function is set for waveform output (refer to **6.6 Port Settings**), the initial output level is output when the TRCCR1 register is set.

## 19.6.2 Timer RC Control Register 2 (TRCCR2) in PWM Mode

Address 0130h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TCEG1	TCEG0	CSEL	_	_	POLD	POLC	POLB
After Reset	0	0	0	1	1	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	POLB	PWM mode output level control bit B <sup>(1)</sup>	0: TRCIOB output level selected as low active 1: TRCIOB output level selected as high active	R/W
b1	POLC	PWM mode output level control bit C (1)	0: TRCIOC output level selected as low active 1: TRCIOC output level selected as high active	R/W
b2	POLD	PWM mode output level control bit D <sup>(1)</sup>	TRCIOD output level selected as low active     TRCIOD output level selected as high active	R/W
b3	_	Nothing is assigned. If necessary,	set to 0. When read, the content is 1.	_
b4	_			
b5	CSEL	TRC count operation select bit (2)	Count continues at compare match with the TRCGRA register     Count stops at compare match with the TRCGRA register	R/W
b6	TCEG0	TRCTRG input edge select bit (3)	b7 b6 0 0: Trigger input from the TRCTRG pin disabled	R/W
b7	TCEG1		O 1: Rising edge selected     O 1: Falling edge selected     1 1: Both edges selected	R/W

#### Notes:

- 1. Enabled when in PWM mode.
- 2. Enabled when in output compare function, PWM mode, or PWM2 mode. For notes on PWM2 mode, refer to 19.9.5 TRCMR Register in PWM2 Mode.
- 3. Enabled when in PWM2 mode.

Table 19.12 Functions of TRCGRh Register in PWM Mode

Register	Setting	Register Function	PWM Output Pin
TRCGRA	-	General register. Set the PWM period.	_
TRCGRB	_	General register. Set the PWM output change point.	TRCIOB
TRCGRC	BFC = 0	General register. Set the PWM output change point.	TRCIOC
TRCGRD	BFD = 0		TRCIOD
TRCGRC	BFC = 1	Buffer register. Set the next PWM period. (Refer to 19.3.2 Buffer Operation.)	_
TRCGRD	BFD = 1	Buffer register. Set the next PWM output change point. (Refer to 19.3.2 Buffer Operation.)	TRCIOB

h = A, B, C, or D

BFC, BFD: Bits in TRCMR register

Note:

1. The output level does not change even if a compare match occurs when the TRCGRA register value (PWM period) is the same as the TRCGRB, TRCGRC, or TRCGRD register value.

## 19.6.3 Operating Example





Figure 19.14 Operating Example in PWM Mode



Operating Example in PWM Mode (Duty 0% and Duty 100%) **Figure 19.15** 

#### 19.7 PWM2 Mode

This mode outputs a single PWM waveform. After a given wait time has elapsed following the trigger, the pin output switches to active level. Then, after a given duration, the output switches back to inactive level. Furthermore, the counter stops at the same time the output returns to inactive level, making it possible to use PWM2 mode to output a programmable wait one-shot waveform.

Since timer RC uses multiple general registers in PWM2 mode, other modes cannot be used in conjunction with it. Figure 19.16 shows a Block Diagram of PWM2 Mode, Table 19.13 lists the PWM2 Mode Specifications, Table 19.14 lists the Functions of TRCGRj Register in PWM2 Mode, and Figures 19.17 to 19.19 show Operating Examples in PWM2 Mode.




Figure 19.16 Block Diagram of PWM2 Mode

Table 19.13 PWM2 Mode Specifications

Item	Specification
Count source	f1, f2, f4, f8, f32, or
	external signal input to TRCCLK pin (rising edge)
Count operation	TRC register increment
PWM waveform	PWM period: 1/fk × (m + 1) (no TRCTRG input)
	Active level width: 1/fk × (n - p)
	Wait time from count start or trigger: 1/fk × (p + 1) fk: Frequency of count source
	m: Value set in TRCGRA register
	n: Value set in TRCGRB register
	p: Value set in TRCGRC register
	TRCTRG input
	m+1
	→ n+1
	<b>▼</b> P+1 <b>▼</b> P+1
	TRCIOB output
	I I n-p I I n-p I
	(TRCTRG: Rising edge, active level is high)
Count start conditions	Bits TCEG1 to TCEG0 in the TRCCR2 register are set to 00b (TRCTRG trigger)
	disabled) or the CSEL bit in the TRCCR2 register is set to 0 (count continues).
	1 (count starts) is written to the TSTART bit in the TRCMR register.  • Bits TCEG1 to TCEG0 in the TRCCR2 register are set to 01b, 10b, or 11b (TRCTRG
	trigger enabled) and the TSTART bit in the TRCMR register is set to 1 (count starts).
	A trigger is input to the TRCTRG pin.
Count stop conditions	• 0 (count stops) is written to the TSTART bit in the TRCMR register while the CSEL bit in the TRCCR2 register is set to 0 or 1.
	The TRCIOB pin outputs the initial level in accordance with the value of the TOB bit in
	the TRCCR1 register. The TRC register retains the value before the count stops.
	• The count stops at a compare match with TRCGRA while the CSEL bit in the TRCCR2 register is set to 1
	The TRCIOB pin outputs the initial level. The TRC register retains the value before the
	count stops when the CCLR bit in the TRCCR1 register is set to 0. The TRC register is
	set to 0000h when the CCLR bit in the TRCCR1 register is set to 1.
Interrupt request	Compare match (the contents of the TRC register and the TRCGRj register match.)
generation timing	• TRC register overflow
TRCIOA/TRCTRG pins function	Programmable I/O port or TRCTRG input
TRCIOB pin function	PWM output
TRCIOC/TRCIOD pins function	Programmable I/O port
INTO pin function	Programmable I/O port, pulse output forced cutoff signal input, or INT0 interrupt input
Read from timer	The count value can be read by reading the TRC register.
Write to timer	The TRC register can be written to.
Selectable functions	External trigger and active edge selection
	The edge or edges of the signal input to the TRCTRG pin can be used as the PWM
	output trigger: rising edge, falling edge, or both rising and falling edges
	Buffer operation (Refer to 19.3.2 Buffer Operation.)
	Pulse output forced cutoff signal input (Refer to 19.3.4 Forced Cutoff of Pulse Output)
	Output.) • Digital filter (Refer to 19.3.3 Digital Filter.)
	• A/D trigger generation
i – A B or C	1 00- 0

j = A, B, or C

#### Timer RC Control Register 1 (TRCCR1) in PWM2 Mode 19.7.1

Address 0121h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	CCLR	TCK2	TCK1	TCK0	TOD	TOC	TOB	TOA
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TOA	TRCIOA output level select bit (1)	Disabled in PWM2 mode.	R/W
b1	ТОВ	TRCIOB output level select bit (1, 2)	O: Active level is high (Initial output at low High-level output at compare match with the TRCGRC register Low-level output at compare match with the TRCGRB register)  1: Active level is low (Initial output at high Low-level output at compare match with the TRCGRC register High-level output at compare match with the TRCGRB register)	R/W
b2	TOC	TRCIOC output level select bit (1)	Disabled in PWM2 mode.	R/W
b3	TOD	TRCIOD output level select bit (1)		R/W
b4 b5 b6	TCK0 TCK1 TCK2	Count source select bit (1)	b6 b5 b4 0 0 0: f1 0 0 1: f2 0 1 0: f4 0 1 1: f8 1 0 0: f32 1 0 1: TRCCLK input rising edge 1 1 0: Do not set. 1 1: Do not set.	R/W R/W R/W
b7	CCLR	TRC counter clear select bit	Clear disabled (free-running operation)     Clear by compare match with the TRCGRA register	R/W

#### Notes:

- 1. Set to these bits when the TSTART bit in the TRCMR register is set to 0 (count stops).
- 2. If the pin function is set for waveform output (refer to 6.6 Port Settings), the initial output level is output when the TRCCR1 register is set.

Table 19.14 Functions of TRCGRj Register in PWM2 Mode

Register	Setting	Register Function	PWM2 Output Pin
TRCGRA	-	General register. Set the PWM period.	TRCIOB pin
TRCGRB	_	General register. Set the PWM output change point.	
TRCGRC	BFC = 0	General register. Set the PWM output change point (wait time after trigger).	
TRCGRD	BFD = 0	(Not used in PWM2 mode.)	_
TRCGRD	BFD = 1	Buffer register. Set the next PWM output change point. (Refer to 19.3.2 Buffer Operation.)	TRCIOB pin

j = A, B, C, or D

BFC, BFD: Bits in TRCMR register

Note:

1. Do not set registers TRCGRB and TRCGRC to the same value.

# 19.7.2 Timer RC Control Register 2 (TRCCR2) in PWM2 Mode

Address 0130h

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	TCEG1	TCEG0	CSEL	_	_	POLD	POLC	POLB	1
After Reset	0	0	0	1	1	0	0	0	

Bit	Symbol	Bit Name	Function	R/W
b0	POLB	PWM mode output level control bit B (1)	0: TRCIOB output level selected as low active 1: TRCIOB output level selected as high active	R/W
b1	POLC	PWM mode output level control bit C (1)	0: TRCIOC output level selected as low active 1: TRCIOC output level selected as high active	R/W
b2	POLD	PWM mode output level control bit D (1)	0: TRCIOD output level selected as low active 1: TRCIOD output level selected as high active	R/W
b3	_	Nothing is assigned. If necessary, set to	0. When read, the content is 1.	_
b4	_			
b5	CSEL	TRC count operation select bit (2)	Count continues at compare match with the TRCGRA register     Count stops at compare match with the TRCGRA register	R/W
b6	TCEG0	TRCTRG input edge select bit (3)	b7 b6 0 0: Trigger input from the TRCTRG pin disabled	R/W
b7	TCEG1		0 1: Rising edge selected 1 0: Falling edge selected 1 1: Both edges selected	R/W

- 1. Enabled when in PWM mode.
- 2. Enabled when in output compare function, PWM mode, or PWM2 mode. For notes on PWM2 mode, refer to 19.9.5 TRCMR Register in PWM2 Mode.
- 3. Enabled when in PWM2 mode.


# 19.7.3 Timer RC Digital Filter Function Select Register (TRCDF) in PWM2 Mode

Address	013111							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	DFCK1	DFCK0	_	DFTRG	DFD	DFC	DFB	DFA
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	DFA	TRCIOA pin digital filter function select bit (1)	0: Function is not used 1: Function is used	R/W
b1	DFB	TRCIOB pin digital filter function select bit (1)	Function is not used     Function is used	R/W
b2	DFC	TRCIOC pin digital filter function select bit (1)	Function is not used     Function is used	R/W
b3	DFD	TRCIOD pin digital filter function select bit (1)	Function is not used     Function is used	R/W
b4	DFTRG	TRCTRG pin digital filter function select bit (2)	0: Function is not used 1: Function is used	R/W
b5	_	Nothing is assigned. If necessary, set to 0. Wh	nen read, the content is 0.	_
b6 b7	DFCK0 DFCK1	Digital filter function clock select bit (1, 2)	b7 b6   0 0: f32   0 1: f8	R/W R/W
			1 0: f1 1 1: Count source (clock selected by bits TCK0 to TCK2 in the TRCCR1 register)	

- 1. These bits are enabled for the input capture function.
- 2. These bits are enabled when in PWM2 mode and bits TCEG1 to TCEG0 in the TRCCR2 register are set to 01b, 10b, or 11b (TRCTRG trigger input enabled).

#### 19.7.4 **Operating Example**



Operating Example in PWM2 Mode (TRCTRG Trigger Input Disabled) Figure 19.17




Figure 19.18 Operating Example in PWM2 Mode (TRCTRG Trigger Input Enabled)




Figure 19.19 Operating Example in PWM2 Mode (Duty 0% and Duty 100%)

## 19.8 Timer RC Interrupt

Timer RC generates a timer RC interrupt request from five sources. The timer RC interrupt uses the single TRCIC register (bits IR and ILVL0 to ILVL2) and a single vector.

Table 19.15 lists the Registers Associated with Timer RC Interrupt and Figure 19.20 shows a Block Diagram of Timer RC Interrupt.

Table 19.15 Registers Associated with Timer RC Interrupt

Timer RC	Timer RC	Timer RC
Status Register	Interrupt Enable Register	Interrupt Control Register
TRCSR	TRCIER	TRCIC




Figure 19.20 Block Diagram of Timer RC Interrupt

Like other maskable interrupts, the timer RC interrupt is controlled by the combination of the I flag, IR bit, bits ILVL0 to ILVL2, and IPL. However, it differs from other maskable interrupts in the following respects because a single interrupt source (timer RC interrupt) is generated from multiple interrupt request sources.

- The IR bit in the TRCIC register is set to 1 (interrupt requested) when a bit in the TRCSR register is set to 1 and the corresponding bit in the TRCIER register is also set to 1 (interrupt enabled).
- The IR bit is set to 0 (no interrupt requested) when the bit in the TRCSR register or the corresponding bit in the TRCIER register is set to 0, or both are set to 0. In other words, the interrupt request is not maintained if the IR bit is once set to 1 but the interrupt is not acknowledged.
- If another interrupt source is triggered after the IR bit is set to 1, the IR bit remains set to 1 and does not change.
- If multiple bits in the TRCIER register are set to 1, use the TRCSR register to determine the source of the interrupt request.
- The bits in the TRCSR register are not automatically set to 0 when an interrupt is acknowledged. Set them to 0 within the interrupt routine. Refer to 19.2.5 Timer RC Status Register (TRCSR), for the procedure for setting these bits to 0.

Refer to 19.2.4 Timer RC Interrupt Enable Register (TRCIER), for details of the TRCIER register. Refer to 11.3 Interrupt Control, for details of the TRCIC register and 11.1.5.2 Relocatable Vector Tables, for information on interrupt vectors.

#### 19.9 Notes on Timer RC

### 19.9.1 TRC Register

• The following note applies when the CCLR bit in the TRCCR1 register is set to 1 (TRC register cleared by compare match with TRCGRA register).

When using a program to write a value to the TRC register while the TSTART bit in the TRCMR register is set to 1 (count starts), ensure that the write does not overlap with the timing with which the TRC register is set to 0000h.

If the timing of the write to the TRC register and the setting of the TRC register to 0000h coincide, the write value will not be written to the TRC register and the TRC register will be set to 0000h.

• Reading from the TRC register immediately after writing to it can result in the value previous to the write being read out. To prevent this, execute the JMP.B instruction between the read and the write instructions.

Program Example MOV.W #XXXXh, TRC ;Write

JMP.B L1 ;JMP.B instruction

L1: MOV.W TRC,DATA ;Read

## 19.9.2 TRCSR Register

Reading from the TRCSR register immediately after writing to it can result in the value previous to the write being read out. To prevent this, execute the JMP.B instruction between the read and the write instructions.

Program Example MOV.B #XXh, TRCSR ;Write

JMP.B L1 ;JMP.B instruction

L1: MOV.B TRCSR,DATA ;Read

## 19.9.3 Count Source Switching

• Stop the count before switching the count source. Switching procedure

- (1) Set the TSTART bit in the TRCMR register to 0 (count stops).
- (2) Change the settings of bits TCK2 to TCK0 in the TRCCR1 register.

### 19.9.4 Input Capture Function

- The pulse width of the input capture signal should be set to three cycles or more of the timer RC operation clock (refer to **Table 19.1 Timer RC Operating Clocks**).
- The value of the TRC register is transferred to the TRCGRj register one or two cycles of the timer RC operation clock after the input capture signal is input to the TRCIOj (j = A, B, C, or D) pin (when the digital filter function is not used).

#### 19.9.5 TRCMR Register in PWM2 Mode

When the CSEL bit in the TRCCR2 register is set to 1 (count stops at compare match with the TRCGRA register), do not set the TRCMR register at compare match timing of registers TRC and TRCGRA.

### 20. Timer RD

#### ■ Note □

The description offered in this chapter is based on the R8C/L3AA Group and the R8C/L3AB Group. For other groups, refer to 1.1.2 Differences between Groups.

#### 20.1 Introduction

Timer RD has two 16-bit timers (timer RD0 and timer RD1).

Timer RDi (i = 0 or 1) has four I/O pins.

Timer RD uses f1 as its operating clock. Table 20.1 lists the Timer RD Operating Clocks.

#### Table 20.1 Timer RD Operating Clocks

Condition	Timer RD Operating Clock
The count source is f1, f2, f4, f8, f32, fC2, or TRDCLK input.	f1
(Bits TCK2 to TCK0 in registers TRDCR0 and TRDCR1 are set to 000b to 101b.)	

Figure 20.1 shows the Timer RD Block Diagram, and Table 20.2 lists the Timer RD Pin Configuration.

Timer RD supports the following five modes:

• Timer mode

- Input capture function The counter value is transferred to a register with an external signal as

the trigger.

- Output compare function A match between the values of a counter and a register is detected.

(Pin output can be changed at detection.)

The following four modes use the output compare function:

• PWM mode Pulse of any width are continuously.

• Reset synchronous PWM mode Three-phase waveforms (6) without sawtooth wave modulation and dead

time are output.

• Complementary PWM mode Three-phase waveforms (6) with triangular wave modulation and dead

time are output.

• PWM3 mode PWM waveforms (2) with a fixed period are output.

For the input capture function, the output compare function, and in PWM mode, timer RD0 and timer RD1 have the equivalent functions, and functions or modes can be selected individually for each pin. Also, a combination of these functions and modes can be used in timer RDi.

In reset synchronous PWM mode, complementary PWM mode, and PWM3 mode, a waveform is output with a combination of counters and registers in timer RD0 and timer RD1.




Figure 20.1 Timer RD Block Diagram

Table 20.2 Timer RD Pin Configuration

Pin Name	Assigned Pin	I/O	Function
TRDIOA0/TRDCLK	P6_0 or P10_0	I/O	Function varies according to the mode.
TRDIOB0	P6_1 or P10_1	I/O	Refer to descriptions of individual modes for details.
TRDIOC0	P6_2 or P10_2	I/O	
TRDIOD0	P6_3 or P10_3	I/O	
TRDIOA1	P6_4 or P10_4	I/O	
TRDIOB1	P6_5 or P10_5	I/O	
TRDIOC1	P6_6 or P10_6	I/O	
TRDIOD1	P6_7 or P10_7	I/O	

## 20.2 Common Items for Multiple Modes

#### 20.2.1 Count Sources

The count source selection method is the same in all modes. However, fC2 cannot be selected in PWM, reset synchronous PWM, complementary PWM, or PWM3 mode. The external clock cannot be selected in PWM3 mode.

Table 20.3 Count Source Selection

Count Source	Selection
f1, f2, f4, f8, f32	The count source is selected by bits TCK2 to TCK0 in the TRDCRi register.
fC2	Bits TCK2 to TCK0 in the TRDCRi register is set to 101b (TRDCLKi input or fC2)
	The ITCLKi bit in the TRDECR register is set to 1 (fC2)
External signal input to TRDCLK pin	The STCLK bit in the TRDFCR register is set to 1 (external clock input enabled). Bits TCK2 to TCK0 in the TRDCRi register are set to 101b
	(count source: external clock).
	The active edge is selected by bits CKEG0 and CKEG1 in the TRDCRi register. The PD2_0 bit in the PD2 register is set to 0 (input mode).

i = 0 or 1




Figure 20.2 Count Source Block Diagram

The pulse width of the external clock input to the TRDCLK pin should be set to three or more cycles of the timer RD operating clock. (See **Table 20.1 Timer RD Operating Clocks**.)

## 20.2.2 Buffer Operation

The TRDGRCi (i = 0 or 1) register can be used as the buffer register of the TRDGRAi register, and the TRDGRDi register can be used as the buffer register of the TRDGRBi register by means of bits BFCi and BFDi in the TRDMR register.

- Buffer register of TRDGRAi: TRDGRCi register
- Buffer register of TRDGRBi: TRDGRDi register

Buffer operation depends on the mode.

Table 20.4 lists the Buffer Operation in Each Mode.

Table 20.4 Buffer Operation in Each Mode

Function and Mode	Transfer Timing	Transfer Register
Input capture function	Input capture signal input	The content of the TRDGRAi
		(TRDGRBi) register is transferred to the buffer register.
Output compare function	Compare match between the TRDi	The content of the buffer register is
PWM mode	register and the TRDGRAi	transferred to the TRDGRAi
	(TRDGRBi) register	(TRDGRBi) register.
Reset synchronous PWM	Compare match between the TRD0	The content of the buffer register is
mode	register and the TRDGRA0 register	transferred to the TRDGRAi
		(TRDGRBi) register.
Complementary PWM	Compare match between the TRD0	The content of the buffer register is
mode	register and the TRDGRA0 register	transferred to registers TRDGRB0,
	TRD1 register underflow	TRDGRA1, and TRDGRB1.
PWM3 mode	Compare match between the TRD0	The content of the buffer register is
	register and the TRDGRA0 register	transferred to registers TRDGRA0,
		TRDGRB0, TRDGRA1, and
		TRDGRB1.

i = 0 or 1




Figure 20.3 Buffer Operation of Input Capture Function




Figure 20.4 Buffer Operation of Output Compare Function

Perform the following in timer mode (input capture and output compare functions).

To use the TRDGRCi (i = 0 or 1) register as the buffer register of the TRDGRAi register:

- Set the IOC3 bit in the TRDIORCi register to 1 (general register or buffer register).
- Set the IOC2 bit in the TRDIORCi register to the same value as the IOA2 bit in the TRDIORAi register.

To use the TRDGRDi register as the buffer register of the TRDGRBi register:

- Set the IOD3 bit in the TRDIORDi register to 1 (general register or buffer register).
- Set the IOD2 bit in the TRDIORCi register to the same value as the IOB2 bit in the TRDIORAi register.

For the input capture function, bits IMFC and IMFD in the TRDSRi register are set to 1 at the input edge of the TRDIOCi pin when registers TRDGRCi and TRDGRDi are also used as buffer registers.

For the output compare function, in reset synchronous PWM mode, complementary PWM mode, and PWM3 mode, bits IMFC and IMFD in the TRDSRi register are set to 1 by a compare match with the TRDi register when registers TRDGRCi and TRDGRDi are also as buffer registers.

## 20.2.3 Synchronous Operation

The TRD1 register is synchronized with the TRD0 register.

- Synchronous preset
  - When the SYNC bit in the TRDMR register is set to 1 (synchronous operation), the data is written to both the TRD0 and TRD1 registers after writing to the TRDi register.
- Synchronous clear

When the SYNC bit in the TRDMR register is set to 1 and bits CCLR2 to CCLR0 in the TRDCRi register are set to 011b (synchronous clear), the TRD0 register is set to 0000h at the same time as the TRD1 register is set to 0000h.

Also, when the SYNC bit in the TRDMR register is set to 1 and bits CCLR2 to CCLR0 in the TRDCRi register are set to 011b (synchronous clear), the TRD1 register is set to 0000h at the same time as the TRD0 register is set to 0000h.




Figure 20.5 Synchronous Operation

## 20.2.4 Pulse Output Forced Cutoff

In the output compare function, PWM mode, reset synchronous PWM mode, complementary PWM mode, and PWM3 mode, the TRDIOji (i = 0 or 1, j =either A, B, C, or D) output pin can be forcibly set to a programmable I/O port by the  $\overline{INTO}$  pin input, and pulse output can be cut off.

The pins used for output in the above function or modes can function as the output pin of timer RD when the applicable bit in the TRDOER1 register is set to 0 (timer RD output enabled). When the PTO bit in the TRDOER2 register to 1 (pulse output forced cutoff signal input INTO enabled), all bits in the TRDOER1 register are set to 1 (timer RD output disabled, TRDIOji output pin functions as a programmable I/O port) after a low-level signal is applied to the INTO pin. The TRDIOji output pin is set to a programmable I/O port after a low-level signal is applied to the INTO pin and waiting for one or two cycles of the timer RD operating clock (refer to Table 20.1 Timer RD Operating Clocks).

Set the following to use this function:

- Set the pin status (high impedance, low-level, or high-level output) to pulse output forced cutoff by registers P2 and PD2.
- Set the INT0EN bit in the INTEN register to 1 (INT0 input enabled) and the INT0PL bit to 0 (one edge).
- Set the PD4\_5 bit in the PD4 register to 0 (input mode).
- Set the  $\overline{\text{INT0}}$  digital filter by bits INT0F0 and INT0F1 in the INTF register.
- Set the PTO bit in the TRDOER2 register to 1 (pulse output forced cutoff signal input INTO enabled).

According to the selection of the POL bit in the INT0IC register and change of the  $\overline{\text{INT0}}$  pin input, the IR bit in the INT0IC register is set to 1 (interrupt requested). Refer to **11. Interrupts** for details of interrupts.




Figure 20.6 Pulse Output Forced Cutoff

## 20.3 Input Capture Function

The input capture function measures the external signal width and period. The content of the TRDi register (counter) is transferred to the TRDGRji register as a trigger of the TRDIOji (i = 0 or 1, j = either A, B, C, or D) pin external signal (input capture). Since this function is enabled with a combination of the TRDIOji pin and TRDGRji register, the input capture function, or any other mode or function, can be selected for each individual pin.

The TRDGRA0 register can also select the fOCO128 signal as input-capture trigger input.

Figure 20.7 shows a Block Diagram of Input Capture Function, Table 20.5 lists the Input Capture Function Specifications. Figure 20.8 shows an Operating Example of Input Capture Function.




Figure 20.7 Block Diagram of Input Capture Function

**Table 20.5** Input Capture Function Specifications

Item	Specification
Count sources	f1, f2, f4, f8, f32, fC2, or
	external signal input to the TRDCLK pin (active edge selectable by a
	program)
Count operations	Increment
Count period	When bits CCLR2 to CCLR0 in the TRDCRi register are set to 000b
	(free-running operation).
	1/fk × 65,536 fk: Frequency of count source
Count start condition	1 (count starts) is written to the TSTARTi bit in the TRDSTR register.
Count stop condition	0 (count stops) is written to the TSTARTi bit in the TRDSTR register
	when the CSELi bit in the TRDSTR register is set to 1.
Interrupt request generation	Input capture (active edge of the TRDIOji input or fOCO128 signal
timing	edge)
	TRDi register overflows
TRDIOA0 pin function	Programmable I/O port, input-capture input, or TRDCLK (external clock)
	input
TRDIOB0, TRDIOC0,	Programmable I/O port, or input-capture input
TRDIOD0, TRDIOA1 to	(selectable for each individual pin)
TRDIOD1 pins function	
INT0 pin function	Programmable I/O port or INTO interrupt input
Read from timer	The count value can be read by reading the TRDi register.
Write to timer	• When the SYNC bit in the TRDMR register is set to 0 (timer RD0 and
	timer RD1 operate independently).
	Data can be written to the TRDi register.
	When the SYNC bit in the TRDMR register is set to 1 (timer RD0 and
	timer RD1 operate synchronously).
	Data can be written to both the TRD0 and TRD1 registers by writing to the TRDi register.
Selectable functions	Input-capture input pin selection
Selectable functions	Either one pin or multiple pins among TRDIOAi, TRDIOBi, TRDIOCi, or
	TRDIODi.
	Input-capture input active edge selection
	The rising edge, falling edge, or both the rising and falling edges
	Timing for setting the TRDi register to 0000h
	Overflow or input capture
	Buffer operation (Refer to 20.2.2 Buffer Operation.)
	• Synchronous operation (Refer to <b>20.2.3 Synchronous Operation.</b> )
	Digital filter  The TRPIC is insert in a great and and the development of order to be determined with an angular development.
	The TRDIOji input is sampled and the level is determined when
	the sampled input level match as three times.  • Input-capture trigger selection
	fOCO128 can be selected for input-capture trigger input of the
	TRDGRA0 register.
L	

i = 0 or 1, j = either A, B, C, or D

#### 20.3.1 **Module Standby Control Register (MSTCR)**

Address 0008h

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	MSTTRG	MSTTRC	MSTTRD	MSTIIC	_	_	_	
After Reset	0	0	0	0	0	0	0	0	

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessary, so	et to 0. When read, the content is 0.	_
b1	_			
b2	_			
b3	MSTIIC	SSU, I <sup>2</sup> C bus standby bit	0: Active	R/W
			1: Standby (1)	
b4	MSTTRD	Timer RD standby bit	0: Active	R/W
			1: Standby (2, 3)	
b5	MSTTRC	Timer RC standby bit	0: Active	R/W
			1: Standby (4)	
b6	MSTTRG	Timer RG standby bit	0: Active	R/W
			1: Standby <sup>(5)</sup>	
b7	_	Nothing is assigned. If necessary, se	et to 0. When read, the content is 0.	_

#### Notes:

- 1. When the MSTIIC bit is set to 1 (standby), any access to the SSU or the I2C bus associated registers (addresses 0193h to 019Dh) is disabled.
- 2. When the MSTTRD bit is set to 1 (standby), any access to the timer RD associated registers (addresses 0135h to 015Fh) is disabled.
- 3. To set the MSTTRD bit to 1 (standby), set bits TCK2 to TCK0 in the TRDCRi (i = 0 or 1) register to 000b (f1).
- 4. When the MSTTRC bit is set to 1 (standby), any access to the timer RC associated registers (addresses 0120h to 0133h) is disabled.
- 5. When the MSTTRG bit is set to 1 (standby), any access to the timer RC associated registers (addresses 0170h to 017Fh) is disabled.

#### 20.3.2 **Timer RD Control Expansion Register (TRDECR)**

Address 0135h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	ITCLK1	_	_	_	ITCLK0	_	_	_ [
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessary,	set to 0. When read, the content is 0.	_
b1	<u> </u>			
b2	<u> </u>			
b3	ITCLK0	Timer RD0 fC2 select bit	0: TRDCLK input selected	R/W
			1: fC2 selected (1)	
b4	_	Nothing is assigned. If necessary,	set to 0. When read, the content is 0.	_
b5	_			
b6	_			
b7	ITCLK1	Timer RD1 fC2 select bit	0: TRDCLK input selected	R/W
			1: fC2 selected (1)	

1. Enabled when in timer mode.

# 20.3.3 Timer RD Start Register (TRDSTR) for Input Capture Function

Address (	0137h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	CSEL1	CSEL0	TSTART1	TSTART0
After Reset	1	1	1	1	1	1	0	0

Bit	Symbol	Bit Name	Function	R/W
b0		TRD0 count start flag	0: Count stops	R/W
b1	TSTART1	TRD1 count start flag	1: Count starts	R/W
b2	CSEL0	TRD0 count operation select bit	Set to 1 for the input capture function.	R/W
b3	CSEL1	TRD1 count operation select bit		R/W
b4	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 1.	_
b5	_			
b6	_			
b7				

Set the TRDSTR register using the MOV instruction (do not use the bit handling instruction). Refer to 20.10.1 TRDSTR Register for Notes on Timer RD.

## 20.3.4 Timer RD Mode Register (TRDMR) for Input Capture Function

Address	0138h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	BFD1	BFC1	BFD0	BFC0	_	_	_	SYNC
After Reset	0	0	0	0	1	1	1	0

Bit	Symbol	Bit Name	Function	R/W
b0	SYNC	Timer RD synchronous bit	Registers TRD0 and TRD1 operate independently	R/W
			1: Registers TRD0 and TRD1 operate synchronously	
b1	_	Nothing is assigned. If necessary, set to	0. When read, the content is 1.	_
b2	_			
b3	_			
b4	BFC0	TRDGRC0 register function select bit	O: General register     Buffer register of TRDGRA0 register	R/W
b5	BFD0	TRDGRD0 register function select bit	General register     Buffer register of TRDGRB0 register	R/W
b6	BFC1	TRDGRC1 register function select bit	O: General register     Buffer register of TRDGRA1 register	R/W
b7	BFD1	TRDGRD1 register function select bit	0: General register 1: Buffer register of TRDGRB1 register	R/W

## 20.3.5 Timer RD PWM Mode Register (TRDPMR) for Input Capture Function

Address	0139h								
Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	PWMD1	PWMC1	PWMB1	_	PWMD0	PWMC0	PWMB0	
After Reset	1	0	0	0	1	0	0	0	

Bit	Symbol	Bit Name	Function	R/W			
b0	PWMB0	PWM mode of TRDIOB0 select bit	Set to 0 (timer mode) for the input capture	R/W			
b1	PWMC0	PWM mode of TRDIOC0 select bit	function.	R/W			
b2	PWMD0	PWM mode of TRDIOD0 select bit		R/W			
b3	_	Nothing is assigned. If necessary, set to 0. When read, the content is 1.					
b4	PWMB1	PWM mode of TRDIOB1 select bit	Set to 0 (timer mode) for the input capture	R/W			
b5	PWMC1	PWM mode of TRDIOC1 select bit	function.	R/W			
b6	PWMD1	PWM mode of TRDIOD1 select bit		R/W			
b7	_	Nothing is assigned. If necessary, set	Nothing is assigned. If necessary, set to 0. When read, the content is 1.				

## 20.3.6 Timer RD Function Control Register (TRDFCR) for Input Capture Function

Address 013Ah Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol PWM3 STCLK ADEG ADTRG OLS1 OLS0 CMD1 CMD0 After Reset

Bit	Symbol	Bit Name	Function	R/W
b0	CMD0	Combination mode select bit (1)	Set to 00b (timer mode, PWM mode, or PWM3	R/W
b1	CMD1		mode) for the input capture function.	R/W
b2	OLS0	Normal-phase output level select bit (in reset synchronous PWM mode or complementary PWM mode)	Disabled for the input capture function.	R/W
b3	OLS1	Counter-phase output level select bit (in reset synchronous PWM mode or complementary PWM mode)		R/W
b4	ADTRG	A/D trigger enable bit (in complementary PWM mode)		R/W
b5	ADEG	A/D trigger edge select bit (in complementary PWM mode)		R/W
b6	STCLK	External clock input select bit	External clock input disabled     External clock input enabled	R/W
b7	PWM3	PWM3 mode select bit <sup>(2)</sup>	Set to 1 (other than PWM3 mode) for the input capture function.	R/W

- 1. Set bits CMD1 to CMD0 when both the TSTART0 and TSTART1 bits in the TRDSTR register are set to 0 (count stops).
- 2. When bits CMD1 to CMD0 are set to 00b (timer mode, PWM mode, or PWM3 mode), the setting of the PWM3 bit is enabled.

# 20.3.7 Timer RD Digital Filter Function Select Register i (TRDDFi) (i = 0 or 1) for Input Capture Function

Address 013Eh (TRDDF0), 013Fh (TRDDF1)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	DFCK1	DFCK0	_	_	DFD	DFC	DFB	DFA
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	DFA	TRDIOA pin digital filter function select bit	0: Function is not used 1: Function is used	R/W
b1	DFB	TRDIOB pin digital filter function select bit		R/W
b2	DFC	TRDIOC pin digital filter function select bit		R/W
b3	DFD	TRDIOD pin digital filter function select bit		R/W
b4	_	Nothing is assigned. If necessary, set to	0. When read, the content is 0.	_
b5	_			
b6	DFCK0	Clock select bits for digital filter function	b7 b6   0 0: f32	R/W
b7	DFCK1		0 1: f8 1 0: f1 1 1: Count source (clock selected by bits TCK0 to TCK2 in the TRCCRi register)	R/W

# 20.3.8 Timer RD Control Register i (TRDCRi) (i = 0 or 1) for Input Capture Function

Address 0140h (TRDCR0), 0150h (TRDCR1)

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TCK2	TCK1	TCK0	
After Reset	0	0	0	0	0	0	0	0	

Bit	Symbol	Bit Name	Function	R/W
b0	TCK0	Count source select bit	b2 b1 b0 0 0 0: f1	R/W
b1	TCK1	1	0 0 0:11	R/W
b2	TCK2		0 1 0: f4	R/W
			0 1 0 14	
			1 0 0: f32	
			1 0 1: TRDCLK input <sup>(1)</sup> or fC2 <sup>(2)</sup>	
			1 1 0: Do not set.	
			1 1 1: Do not set.	
b3	CKEG0	External clock adds calcat hit (3)	b4 b3	R/W
b4	CKEG1	External clock edge select bit (3)	0 0: Count at the rising edge	R/W
04	CKEGI		0 1: Count at the falling edge	□/ VV
			1 0: Count at both edges	
			1 1: Do not set.	
b5	CCLR0	TRDi counter clear select bit	b7 b6 b5	R/W
b6	CCLR1		0 0 0: Clear disabled (free-running operation)	R/W
b7	CCLR2		0 0 1: Clear by input capture to the TRDGRAi register	R/W
			0 1 0: Clear by input capture to the TRDGRBi register	
			0 1 1: Synchronous clear (clear simultaneously with	
			other timer RDi counter) (4)	
			1 0 0: Do not set.	
			1 0 1: Clear by input capture to the TRDGRCi register	
			1 1 0: Clear by input capture to the TRDGRDi register 1 1 1: Do not set.	
			T T T. DO HOL Set.	

- 1. Enabled when the ITCLKi bit in the TRDECR register is set to 0 (TRDCLK input) and the STCLK bit in the TRDFCR register is 1 (external clock input enabled).
- 2. Enabled when the ITCLKi bit in the TRDECR register is set to 1 (fC2) in timer mode.
- 3. Enabled when bits TCK2 to TCK0 are set to 101b (TRDCLK input or fC2), the ITCLKi bit in the TRDECR is set to 0 (TRDCLK input), and the STCLK bit in the TRDFCR register is set to 1 (external clock input enabled).
- 4. Enabled when the SYNC bit in the TRDMR register is set to 1 (registers TRD0 and TRD1 operate synchronously).

## Timer RD I/O Control Register Ai (TRDIORAi) (i = 0 or 1) for Input Capture 20.3.9

Address 0141h (TRDIORA0), 0151h (TRDIORA1)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
After Reset	1	0	0	0	1	0	0	0

Bit	Symbol	Bit Name	Function	R/W	
b0 b1	IOA0 IOA1	TRDGRA control bit	b1 b0 0 0: Input capture to the TRDGRAi register at the rising edge 0 1: Input capture to the TRDGRAi register at the falling edge 1 0: Input capture to the TRDGRAi register at both edges 1 1: Do not set.	R/W R/W	
b2	IOA2	TRDGRA mode select bit (1)	Set to 1 (input capture) for the input capture function.	R/W	
b3	IOA3	Input capture input switch bit (3, 4)	0: fOCO128 signal 1: TRDIOA0 pin input	R/W	
b4 b5	IOB0 IOB1	TRDGRB control bit	<ul> <li>b5 b4</li> <li>0 0: Input capture to the TRDGRBi register at the rising edge</li> <li>0 1: Input capture to the TRDGRBi register at the falling edge</li> <li>1 0: Input capture to the TRDGRBi register at both edges</li> <li>1 1: Do not set.</li> </ul>	R/W R/W	
b6	IOB2	TRDGRB mode select bit (2)	Set to 1 (input capture) for the input capture function.	R/W	
b7	_	Nothing is assigned. If necessary, set to 0. When read, the content is 1.			

- 1. To select 1 (TRDGRCi register is used as the buffer register of the TRDGRAi register) for this bit by the BFCi bit in the TRDMR register, set the IOC2 bit in the TRDIORCi register to the same value as the IOA2 bit in the TRDIORAi register.
- 2. To select 1 (TRDGRDi register is used as the buffer register of the TRDGRBi register) for this bit by the BFDi bit in the TRDMR register, set the IOD2 bit in the TRDIORCi register to the same value as the IOB2 bit in the TRDIORAi register.
- 3. The IOA3 bit is enabled in the TRDIORA0 register only. Set to the IOA3 bit in TRDIORA1 to 1.
- 4. The IOA3 bit is enabled when the IOA2 bit is set to 1 (input capture function).

# 20.3.10 Timer RD I/O Control Register Ci (TRDIORCi) (i = 0 or 1) for Input Capture Function

Address 0142h (TRDIORC0), 0152h (TRDIORC1)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0
After Reset	1	0	0	0	1	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0 b1	IOC0 IOC1	TRDGRC control bit	<ul> <li>0 0: Input capture to the TRDGRCi register at the rising edge</li> <li>0 1: Input capture to the TRDGRCi register at the falling edge</li> <li>1 0: Input capture to the TRDGRCi register at both edges</li> <li>1 1: Do not set.</li> </ul>	R/W R/W
b2	IOC2	TRDGRC mode select bit (1)	Set to 1 (input capture) for the input capture function.	R/W
b3	IOC3	TRDGRC register function select bit	Set to 1 (general register or buffer register) for the input capture function.	R/W
b4 b5	IOD0 IOD1	TRDGRD control bit	<ul> <li>0 0: Input capture to the TRDGRDi register at the rising edge</li> <li>0 1: Input capture to the TRDGRDi register at the falling edge</li> <li>1 0: Input capture to the TRDGRDi register at both edges</li> <li>1 1: Do not set.</li> </ul>	R/W R/W
b6	IOD2	TRDGRD mode select bit (2)	Set to 1 (input capture) for the input capture function.	R/W
b7	IOD3	TRDGRD register function select bit	Set to 1 (general register or buffer register) for the input capture function.	R/W

- 1. To select 1 (TRDGRCi register is used as the buffer register of the TRDGRAi register) for this bit by the BFCi bit in the TRDMR register, set the IOC2 bit in the TRDIORCi register to the same value as the IOA2 bit in the TRDIORAi register.
- 2. To select 1 (TRDGRDi register is used as the buffer register of the TRDGRBi register) for this bit by the BFDi bit in the TRDMR register, set the IOD2 bit in the TRDIORCi register to the same value as the IOB2 bit in the TRDIORAi register.

## 20.3.11 Timer RD Status Register i (TRDSRi) (i = 0 or 1) for Input Capture Function

Address 0143h (TRDSR0), 0153h (TRDSR1)

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_	UDF	OVF	IMFD	IMFC	IMFB	IMFA	
After Reset	1	1	1	0	0	0	0	0	TRDSR0 register
After Reset	1	1	0	0	0	0	0	0	TRDSR1 register

Bit	Symbol	Bit Name	Function	R/W
b0	IMFA	Input-capture/compare-match flag A	[Condition for setting this bit to 0]	R/W
			Write 0 after reading. (2)	
			[Condition for setting this bit to 1].	
			TRDSR0 register:	
			fOCO128 signal edge when the IOA3 bit in the	
			TRDIORA0 register is set to 0 (fOCO128 signal).	
			Input edge of TRDIOA0 pin when the IOA3 bit in	
			the TRDIORA0 register is set to 1 (TRDIOA0	
			input) <sup>(3)</sup> .	
			TRDSR1 register:	
			Input edge of TRDIOA1 pin (3).	
b1	IMFB	Input-capture/compare-match flag B	[Condition for setting this bit to 0]	R/W
			Write 0 after reading. (2)	
			[Condition for setting this bit to 1]	
			Input edge of TRDIOBi pin (3).	
b2	IMFC	Input-capture/compare-match flag C	[Condition for setting this bit to 0]	R/W
			Write 0 after reading. (2)	
			[Condition for setting this bit to 1]	
			Input edge of TRDIOCi pin (4).	
b3	IMFD	Input-capture/compare-match flag D	[Condition for setting this bit to 0]	R/W
			Write 0 after reading. (2)	
			[Condition for setting this bit to 1]	
			Input edge of TRDIODi pin (4).	
b4	OVF	Overflow flag	[Condition for setting this bit to 0]	R/W
			Write 0 after reading. (2)	
			[Condition for setting this bit to 1]	
L	LIDE	11 1 0 0 (1)	When the TRDi register overflows.	D/M
b5	UDF	Underflow flag (1)	Disabled for the input capture function.	R/W
b6	_	Nothing is assigned. If necessary, set	to U. When read, the content is 1.	
b7				

- 1. Nothing is assigned to b5 in the TRDSR0 register. If necessary, write 0 to b5. When read, the content is 1.
- 2. The results of writing to these bits are as follows:
  - The bit is set to 0 when it is first read as 1 and then 0 is written to it.
  - The bit remains unchanged even if it is first read as 0 and then 0 is written to it because its previous value is retained. (The bit's value remains 1 even if it is set to 1 from 0 after being read as 0 and having 0 written to it because its previous value is retained.)
  - The bit's value remains unchanged if 1 is written to it.
- 3. Edge selected by bits IOj0 and IOj1 (j = A or B) in the TRDIORAi register.
- 4. Edge selected by bits IOk0 and IOk1 (k = C or D) in the TRDIORCi register.

  Including when the BFki bit in the TRDMR register is set to 1 (TRDGRki is used as a buffer register)

# 20.3.12 Timer RD Interrupt Enable Register i (TRDIERi) (i = 0 or 1) for Input Capture Function

Address 0144h (TRDIER0), 0154h (TRDIER1)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	OVIE	IMIED	IMIEC	IMIEB	IMIEA
After Reset	1	1	1	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	IMIEA	Input-capture/compare-match interrupt	0: Interrupt (IMIA) by IMFA bit disabled	R/W
		enable bit A	1: Interrupt (IMIA) by IMFA bit enabled	
b1	IMIEB	Input-capture/compare-match interrupt	0: Interrupt (IMIB) by IMFB bit disabled	R/W
		enable bit B	1: Interrupt (IMIB) by IMFB bit enabled	
b2	IMIEC	Input-capture/compare-match interrupt	0: Interrupt (IMIC) by IMFC bit disabled	R/W
		enable bit C	1: Interrupt (IMIC) by IMFC bit enabled	
b3	IMIED	Input-capture/compare-match interrupt	0: Interrupt (IMID) by IMFD bit disabled	R/W
		enable bit D	1: Interrupt (IMID) by the IMFD bit enabled	
b4	OVIE	Overflow/underflow interrupt enable bit	0: Interrupt (OVI) by OVF bit disabled	R/W
			1: Interrupt (OVI) by OVF bit enabled	
b5	_	Nothing is assigned. If necessary, set to	0. When read, the content is 1.	_
b6	_			
b7	_			

## 20.3.13 Timer RD Counter i (TRDi) (i = 0 or 1) for Input Capture Function

Address 0147h to 0146h (TRD0), 0157h to 0156h (TRD1)

		`	,,	`	,				
Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_		_				_	
After Reset	0	0	0	0	0	0	0	0	
Bit _	b15	b14	b13	b12	b11	b10	b9	b8	_
Symbol	_			_	_			_	
After Reset	0	0	0	0	0	0	0	0	•

1	Bit	Function	Setting Range	R/W
1	b15 to b0	Counts an count source. Count operation is increment.	0000h to FFFFh	R/W
		When an overflow occurs, the OVF bit in the TRDSRi register is set to 1.		

Access the TRDi register in 16-bit units. Do not access it in 8-bit units.

## 20.3.14 Timer RD General Registers Ai, Bi, Ci, and Di (TRDGRAi, TRDGRBi, TRDGRCi, TRDGRDi) (i = 0 or 1) for Input Capture Function

Address 0149h to 0148h (TRDGRA0), 014Bh to 014Ah (TRDGRB0), 014Dh to 014Ch (TRDGRC0), 014Fh to 014Eh (TRDGRD0), 0159h to 0158h (TRDGRA1), 015Bh to 015Ah (TRDGRB1), 015Dh to 015Ch (TRDGRC1), 015Fh to 015Eh (TRDGRD1)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	_
After Reset	1	1	1	1	1	1	1	1
Bit	b15	b14	b13	b12	b11	b10	b9	b8
Symbol	_	_	_	_	_	_	_	_
After Reset	1	1	1	1	1	1	1	1

Bit	Function	R/W
b15 to b0	Refer to Table 20.6 TRDGRji Register Functions for Input Capture Function	R/W

Access registers TRDGRAi to TRDGRDi in 16-bit units. Do not access them in 8-bit units.

The following registers are disabled for the input capture function: TRDOER1, TRDOER2, TRDOCR, TRDPOCR0, and TRDPOCR1.

**Table 20.6** TRDGRji Register Functions for Input Capture Function

Register	Setting	Register Function	Input-Capture Input Pin
TRDGRAi	-	General register	TRDIOAi
TRDGRBi	-	The value of the TRDi register can be read at input capture.	TRDIOBi
TRDGRCi	BFCi = 0	General register	TRDIOCi
TRDGRDi	BFDi = 0	The value of the TRDi register can be read at input capture.	TRDIODi
TRDGRCi	BFCi = 1	Buffer register	TRDIOAi
TRDGRDi	BFDi = 1	The value of the TRDi register can be read at input capture. (Refer to <b>20.2.2 Buffer Operation</b> )	TRDIOBi

i = 0 or 1, j = either A, B, C, or DBFCi, BFDi: Bits in TRDMR register

> The pulse width of the input capture signal input to the TRDIOji pin should be set to three or more cycles of the timer RD operating clock (refer to Table 20.1 Timer RD Operating Clocks) when the digital filter is not used (the DFj bit in the TRDDFi register is set to 0).

## 20.3.15 Timer RD Pin Select Register 0 (TRDPSR0)

Address	ress 0184h									
Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Symbol	TRDIOD0SEL1	TRDIOD0SEL0	TRDIOC0SEL1	TRDIOC0SEL0	TRDIOB0SEL1	TRDIOB0SEL0	TRDIOA0SEL1	TRDIOA0SEL0		
After Reset	0	0	0	0	0	0	0	0		

Bit	Symbol	Bit Name	Function	R/W
b0 b1	TRDIOA0SEL0 TRDIOA0SEL1	TRDIOA0/TRDCLK pin select bit	0 0: TRDIOA0/TRDCLK pin not used 0 1: P6_0 assigned 1 0: P10_0 assigned 1 1: Do not set.	R/W R/W
b2 b3	TRDIOB0SEL0 TRDIOB0SEL1	TRDIOB0 pin select bit	b3 b2 0 0: TRDIOB0 pin not used 0 1: P6_1 assigned 1 0: P10_1 assigned 1 1: Do not set.	R/W R/W
b4 b5	TRDIOCOSEL0 TRDIOCOSEL1	TRDIOC0 pin select bit	0 0: TRDIOC0 pin not used 0 1: P6_2 assigned 1 0: P10_2 assigned 1 1: Do not set.	R/W R/W
b6 b7	TRDIOD0SEL0 TRDIOD0SEL1	TRDIOD0 pin select bit	b7 b6 0 0: TRDIOC0 pin not used 0 1: P6_3 assigned 1 0: P10_3 assigned 1 1: Do not set.	R/W R/W

The TRDPSR0 register selects which pin is assigned as the timer RD input/output. To use the I/O pins for timer RD, set this register.

Set the TRDPSR0 register before setting the timer RD associated registers. Also, do not change the setting value of this register during timer RD operation.

## 20.3.16 Timer RD Pin Select Register 1 (TRDPSR1)

Address	ess 0185h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TRDIOD1SEL1	TRDIOD1SEL0	TRDIOC1SEL1	TRDIOC1SEL0	TRDIOB1SEL1	TRDIOB1SEL0	TRDIOA1SEL1	TRDIOA1SEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0 b1	TRDIOA1SEL1	TRDIOA1 pin select bit	0 0: TRDIOA1 pin not used 0 1: P6_4 assigned 1 0: P10_4 assigned 1 1: Do not set.	R/W R/W
b2 b3	TRDIOB1SEL0 TRDIOB1SEL1	TRDIOB1 pin select bit	b3 b2 0 0: TRDIOB1 pin not used 0 1: P6_5 assigned 1 0: P10_5 assigned 1 1: Do not set.	R/W R/W
b4 b5	TRDIOC1SEL0 TRDIOC1SEL1	TRDIOC1 pin select bit	b5 b4 0 0: TRDIOC1 pin not used 0 1: P6_6 assigned 1 0: P10_6 assigned 1 1: Do not set.	R/W R/W
b6 b7	TRDIOD1SEL0 TRDIOD1SEL1	TRDIOD1 pin select bit	b7 b6 0 0: TRDIOC1 pin not used 0 1: P6_7 assigned 1 0: P10_7 assigned 1 1: Do not set.	R/W R/W

The TRDPSR1 register selects which pin is assigned as the timer RD input/output. To use the I/O pins for timer RD, set this register.

Set the TRDPSR1 register before setting the timer RD associated registers. Also, do not change the setting value of this register during timer RD operation.

### 20.3.17 Operating Example




Figure 20.8 Operating Example of Input Capture Function

### 20.3.18 Digital Filter

The TRDIOji input is sampled and the level is determined when the sampled input level matches three times. The digital filter function and sampling clock can be selected using the TRDDFi register. Figure 20.9 shows a Block Diagram of Digital Filter.




Figure 20.9 Block Diagram of Digital Filter

### 20.4 Output Compare Function

This function detects matches (compare match) between the content of the TRDGRji (j = either A, B, C, or D) register and the content of the TRDi (i = 0 or 1) register. When the content matches, a user-set level is output from the TRDiOji pin. Since this function is enabled with a combination of the TRDiOji pin and TRDGRji register, the output compare function, or any other mode or function, can be selected for each individual pin.

Figure 20.10 shows a Block Diagram of Output Compare Function, Table 20.7 lists the Output Compare Function Specifications. Figure 20.11 shows an Operating Example of Output Compare Function.




Figure 20.10 Block Diagram of Output Compare Function

**Table 20.7 Output Compare Function Specifications** 

Item	Specification
Count sources	f1, f2, f4, f8, f32, fC2, or
	external signal input to the TRDCLK pin (active edge selectable by a program)
Count operations	Increment
Count period	<ul> <li>When bits CCLR2 to CCLR0 in the TRDCRi register are set to 000b (free-running operation)         1/fk × 65,536 fk: Frequency of count source</li> <li>Bits CCLR1 to CCLR0 in the TRDCRi register are set to 01b or 10b (TRDi register is set to 0000h at compare match with the TRDGRji register).         Frequency of count source x (n+1)         n: Value set in TRDGRji register</li> </ul>
Waveform output timing	Compare match
Count start condition	1 (count starts) is written to the TSTARTi bit in the TRDSTR register.
Count stop conditions	<ul> <li>0 (count stops) is written to the TSTARTi bit in the TRDSTR register when the CSELi bit in the TRDSTR register is set to 1. The output compare output pin holds output level before the count stops.</li> <li>When the CSELi bit in the TRDSTR register is set to 0, the count stops at the compare match with the TRDGRAi register. The output compare output pin holds the level after the output changes by the compare match.</li> </ul>
Interrupt request generation timing	Compare match (the contents of the TRDi register and the TRDGRji register match.)     TRDi register overflow
TRDIOA0 pin function	Programmable I/O port, output-compare output, or TRDCLK (external clock) input
TRDIOBO, TRDIOCO, TRDIODO, TRDIOA1 to TRDIOD1 pins function	Programmable I/O port or output-compare output (selectable for each individual pin)
INT0 pin function	Programmable I/O port, pulse output forced cutoff signal input, or INTO interrupt input
Read from timer	The count value can be read by reading the TRDi register.
Write to timer	<ul> <li>When the SYNC bit in the TRDMR register is set to 0 (timer RD0 and timer RD1 operate independently). Data can be written to the TRDi register.</li> <li>When the SYNC bit in the TRDMR register is set to 1 (timer RD0 and timer RD1 operate synchronously). Data can be written to both the TRD0 and TRD1 registers by writing to the TRDi register.</li> </ul>
Selectable functions	<ul> <li>Output-compare output pin selection Either one or multiple pins among TRDIOAi, TRDIOBi, TRDIOCi, or TRDIODi.</li> <li>Output level selection at the compare match Low-level output, high-level output, or output level inversion</li> <li>Initial output level selected Selectable level for the period from the count start to the compare match</li> <li>Timing for setting the TRDi register to 0000h Overflow or compare match with the TRDGRAi register</li> <li>Buffer operation (Refer to 20.2.2 Buffer Operation.)</li> <li>Synchronous operation (Refer to 20.2.3 Synchronous Operation.)</li> <li>Changing output pins for registers TRDGRCi and TRDGRDi The TRDGRCi register can be used as output control of the TRDIOAi pin and the TRDGRDi register can be used as output control of the TRDIOBi pin.</li> <li>Pulse output forced cutoff signal input (Refer to 20.2.4 Pulse Output Forced Cutoff.)</li> <li>Timer RD can be used as the internal timer without output.</li> <li>A/D trigger generation</li> </ul>

i = 0 or 1, j = either A, B, C, or D

#### 20.4.1 **Module Standby Control Register (MSTCR)**

Address 0008h

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	MSTTRG	MSTTRC	MSTTRD	MSTIIC	_	_	_	1
After Reset	0	0	0	0	0	0	0	0	-

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessary	, set to 0. When read, the content is 0.	
b1	_			
b2	_			
b3	MSTIIC	SSU, I <sup>2</sup> C bus standby bit	0: Active	R/W
			1: Standby <sup>(1)</sup>	
b4	MSTTRD	Timer RD standby bit	0: Active	R/W
			1: Standby <sup>(2, 3)</sup>	
b5	MSTTRC	Timer RC standby bit	0: Active	R/W
			1: Standby (4)	
b6	MSTTRG	Timer RG standby bit	0: Active	R/W
			1: Standby <sup>(5)</sup>	
b7	_	Nothing is assigned. If necessary	, set to 0. When read, the content is 0.	_

- 1. When the MSTIIC bit is set to 1 (standby), any access to the SSU or the I2C bus associated registers (addresses 0193h to 019Dh) is disabled.
- 2. When the MSTTRD bit is set to 1 (standby), any access to the timer RD associated registers (addresses 0135h to 015Fh) is disabled.
- 3. To set the MSTTRD bit to 1 (standby), set bits TCK2 to TCK0 in the TRDCRi (i = 0 or 1) register to 000b (f1).
- 4. When the MSTTRC bit is set to 1 (standby), any access to the timer RC associated registers (addresses 0120h to 0133h) is disabled.
- 5. When the MSTTRG bit is set to 1 (standby), any access to the timer RC associated registers (addresses 0170h to 017Fh) is disabled.

## 20.4.2 Timer RD Control Expansion Register (TRDECR)

Address 0135h Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol ITCLK1 ITCLK0 0 After Reset 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessary,	, set to 0. When read, the content is 0.	_
b1	_			
b2	_			
b3	ITCLK0	Timer RD0 fC2 select bit	0: TRDCLK input selected	R/W
			1: fC2 selected (1)	
b4	_	Nothing is assigned. If necessary,	, set to 0. When read, the content is 0.	_
b5	_			
b6	_			
b7	ITCLK1	Timer RD1 fC2 select bit	0: TRDCLK input selected	R/W
			1: fC2 selected (1)	

Note:

1. Enabled when in timer mode.

## 20.4.3 Timer RD Trigger Control Register (TRDADCR)

 Address 0136h

 Bit
 b7
 b6
 b5
 b4
 b3
 b2
 b1
 b0

 Symbol
 ADTRGD1E | ADTRGB1E | ADTRGB1E | ADTRGB0E 
Bit	Symbol	Bit Name	Function	R/W
b0	ADTRGA0E	A/D trigger A0 enable bit	A/D trigger disabled     A/D trigger generated at compare match with registers TRD0 and TRDGRA0	R/W
b1	ADTRGB0E	A/D trigger B0 enable bit	A/D trigger disabled     A/D trigger generated at compare match with registers TRD0 and TRDGRB0	R/W
b2	ADTRGC0E	A/D trigger C0 enable bit	O: A/D trigger disabled     1: A/D trigger generated at compare match with registers TRD0 and TRDGRC0	R/W
b3	ADTRGD0E	A/D trigger D0 enable bit	O: A/D trigger disabled     1: A/D trigger generated at compare match with registers TRD0 and TRDGRD0	R/W
b4	ADTRGA1E	A/D trigger A1 enable bit	O: A/D trigger disabled     1: A/D trigger generated at compare match with registers TRD1 and TRDGRA1	R/W
b5	ADTRGB1E	A/D trigger B1 enable bit	A/D trigger disabled     A/D trigger generated at compare match with registers TRD1 and TRDGRB1	R/W
b6		A/D trigger C1 enable bit	O: A/D trigger disabled     1: A/D trigger generated at compare match with registers TRD1 and TRDGRC1	R/W
b7	ADTRGD1E	A/D trigger D1 enable bit	A/D trigger disabled     A/D trigger generated at compare match with registers TRD1 and TRDGRD1	R/W

## 20.4.4 Timer RD Start Register (TRDSTR) for Output Compare Function

Address	0137h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	CSEL1	CSEL0	TSTART1	TSTART0
After Reset	1	1	1	1	1	1	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TSTART0	TRD0 count start flag (3)	0: Count stops <sup>(1)</sup> 1: Count starts	R/W
b1	TSTART1	TRD1 count start flag (4)	0: Count stops <sup>(2)</sup> 1: Count starts	R/W
b2	CSEL0	TRD0 count operation select bit	Count stops at compare match with the TRDGRA0 register     Count continues after compare match with the TRDGRA0 register	R/W
b3	CSEL1	TRD1 count operation select bit	Count stops at compare match with the TRDGRA1 register     Count continues after compare match with the TRDGRA1 register	R/W
b4	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 1.	_
b5	_			
b6	_			
b7	_			

### Notes:

- 1. When the CSEL0 bit is set to 1, write 0 to the TSTART0 bit.
- 2. When the CSEL1 bit is set to 1, write 0 to the TSTART1 bit.
- 3. When the CSEL0 bit is set to 0 and the compare match signal (TRDIOA0) is generated, this bit is set to 0 (count stops).
- 4. When the CSEL1 bit is set to 0 and the compare match signal (TRDIOA1) is generated, this bit is set to 0 (count stops).

Set the TRDSTR register using the MOV instruction (do not use the bit handling instruction). Refer to **20.10.1 TRDSTR Register** for **Notes on Timer RD**.

## 20.4.5 Timer RD Mode Register (TRDMR) for Output Compare Function

Address 0138h Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol BFD1 BFC1 BFD0 BFC0 SYNC After Reset 0 0 0 0 0

Bit	Symbol	Bit Name	Function	R/W			
b0	SYNC	Timer RD synchronous bit	Registers TRD0 and TRD1 operate independently     Registers TRD0 and TRD1 operate synchronously	R/W			
b1	_	Nothing is assigned. If necessary, s	othing is assigned. If necessary, set to 0. When read, the content is 1.				
b2	_						
b3	_						
b4	BFC0	TRDGRC0 register function select bit <sup>(1)</sup>	0: General register 1: Buffer register of TRDGRA0 register	R/W			
b5	BFD0	TRDGRD0 register function select bit <sup>(1)</sup>	O: General register     1: Buffer register of TRDGRB0 register	R/W			
b6	BFC1	TRDGRC1 register function select bit <sup>(1)</sup>	O: General register     1: Buffer register of TRDGRA1 register	R/W			
b7	BFD1	TRDGRD1 register function select bit <sup>(1)</sup>	0: General register 1: Buffer register of TRDGRB1 register	R/W			

### Note:

## 20.4.6 Timer RD PWM Mode Register (TRDPMR) for Output Compare Function

Address 0139h Bit b5 b0 b7 b6 b4 b3 b2 b1 Symbol PWMD1 PWMC1 PWMB1 PWMD0 PWMC0 PWMB0 After Reset

Bit	Symbol	Bit Name	Function	R/W				
b0	PWMB0	PWM mode of TRDIOB0 select bit	Set to 0 (timer mode) for the output compare	R/W				
b1	PWMC0	PWM mode of TRDIOC0 select bit	function.	R/W				
b2	PWMD0	PWM mode of TRDIOD0 select bit		R/W				
b3	_	Nothing is assigned. If necessary, set	Nothing is assigned. If necessary, set to 0. When read, the content is 1.					
b4	PWMB1	PWM mode of TRDIOB1 select bit	Set to 0 (timer mode) for the output compare	R/W				
b5	PWMC1	PWM mode of TRDIOC1 select bit	function.	R/W				
b6	PWMD1	PWM mode of TRDIOD1 select bit		R/W				
b7	_	Nothing is assigned. If necessary, set to 0. When read, the content is 1.						

<sup>1.</sup> When selecting 0 (change the TRDGRji register output pin) by the IOj3 (j = C or D) bit in the TRDIORCi (i = 0 or 1) register, set the BFji bit in the TRDMR register to 0.

## Timer RD Function Control Register (TRDFCR) for Output Compare 20.4.7

Address 013Ah

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	PWM3	STCLK	ADEG	ADTRG	OLS1	OLS0	CMD1	CMD0
After Reset	1	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	CMD0	Combination mode select bit (1)	Set to 00b (timer mode, PWM mode, or PWM3	R/W
b1	CMD1		mode) for the output compare function.	R/W
b2	OLS0	Normal-phase output level select bit (in reset synchronous PWM mode or complementary PWM mode)	Disabled for the output compare function.	R/W
b3	OLS1	Counter-phase output level select bit (in reset synchronous PWM mode or complementary PWM mode)		R/W
b4	ADTRG	A/D trigger enable bit (in complementary PWM mode)		R/W
b5	ADEG	A/D trigger edge select bit (in complementary PWM mode)		R/W
b6	STCLK	External clock input select bit	O: External clock input disabled     Sexternal clock input enabled	R/W
b7	PWM3	PWM3 mode select bit (2)	Set to 1 (other than PWM3 mode) for the output compare function.	R/W

- 1. Set bits CMD1 to CMD0 when both the TSTART0 and TSTART1 bits in the TRDSTR register are set to 0 (count
- 2. When bits CMD1 to CMD0 are set to 00b (timer mode, PWM mode, or PWM3 mode), the setting of the PWM3 bit is enabled.

### Timer RD Output Master Enable Register 1 (TRDOER1) for Output 20.4.8 **Compare Function**

Address 013Bh Bit b6 b5 b4 b3 b2 b1 b0 ED0 EB0 ED1 EC1 EB1 EA1 EC0 EA0 Symbol After Reset 1 1

Bit	Symbol	Bit Name	Function	R/W
b0	EA0	TRDIOA0 output disable bit	Output enabled     Output disabled (TRDIOA0 pin is used as a programmable I/O port)	R/W
b1	EB0	TRDIOB0 output disable bit	Output enabled     Output disabled (TRDIOB0 pin is used as a programmable I/O port)	R/W
b2	EC0	TRDIOC0 output disable bit	Output enabled     Output disabled (TRDIOC0 pin is used as a programmable I/O port)	R/W
b3	ED0	TRDIOD0 output disable bit	0: Output enabled 1: Output disabled (TRDIOD0 pin is used as a programmable I/O port)	R/W
b4	EA1	TRDIOA1 output disable bit	0: Output enabled 1: Output disabled (TRDIOA1 pin is used as a programmable I/O port)	R/W
b5	EB1	TRDIOB1 output disable bit	Output enabled     Output disabled (TRDIOB1 pin is used as a programmable I/O port)	R/W
b6	EC1	TRDIOC1 output disable bit	Output enabled     Output disabled (TRDIOC1 pin is used as a programmable I/O port)	R/W
b7	ED1	TRDIOD1 output disable bit	O: Output enabled     Output disabled (TRDIOD1 pin is used as a programmable I/O port)	R/W

### Timer RD Output Master Enable Register 2 (TRDOER2) for Output 20.4.9 **Compare Function**

Address 013Ch

Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol PTO After Reset 0

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessary, se	t to 0. When read, the content is 1.	_
b1	_			
b2	_			
b3	_			
b4	_			
b5	_			
b6	_			
b7	PTO	INTO of pulse output forced cutoff signal input enabled bit <sup>(1)</sup>	0: Pulse output forced cutoff input disabled 1: Pulse output forced cutoff input enabled (All bits in the TRDOER1 register are set to 1 (output disabled) when a low-level signal is applied to the INTO pin.)	R/W

<sup>1.</sup> Refer to 20.2.4 Pulse Output Forced Cutoff.

## 20.4.10 Timer RD Output Control Register (TRDOCR) for Output Compare Function

Address 013Dh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TOD1	TOC1	TOB1	TOA1	TOD0	TOC0	TOB0	TOA0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TOA0	TRDIOA0 output level select bit	0: Initial output at low	R/W
b1	TOB0	TRDIOB0 output level select bit	1: Initial output at high	R/W
b2	TOC0	TRDIOC0 initial output level select bit	0: Low	R/W
b3	TOD0	TRDIOD0 initial output level select bit	1: High	R/W
b4	TOA1	TRDIOA1 initial output level select bit		R/W
b5	TOB1	TRDIOB1 initial output level select bit		R/W
b6	TOC1	TRDIOC1 initial output level select bit		R/W
b7	TOD1	TRDIOD1 initial output level select bit		R/W

Write to the TRDOCR register when both the TSTART0 and TSTART1 bits in the TRDSTR register are set to 0 (count stops).

If the pin function is set for waveform output (refer to **6.6 Port Settings**), the initial output level is output when the TRDOCR register is set.

## 20.4.11 Timer RD Control Register i (TRDCRi) (i = 0 or 1) for Output Compare Function

Address 0140h (TRDCR0), 0150h (TRDCR1)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TCK2	TCK1	TCK0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TCK0	Count source select bit	b2 b1 b0 0 0 0: f1	R/W
b1	TCK1		0 0 0.11	R/W
b2	TCK2		0 1 1: f2 0 1 0: f4 0 1 1: f8 1 0 0: f32 1 0 1: TRDCLK input (1) or fC2 (2) 1 1 0: Do not set. 1 1 1: Do not set.	R/W
b3	CKEG0	External clock edge select bit (3)	b4 b3	R/W
b4	CKEG1	_	0 0: Count at the rising edge 0 1: Count at the falling edge 1 0: Count at both edges 1 1: Do not set.	R/W
b5	CCLR0	TRDi counter clear select bit	b7 b6 b5	R/W
b6 b7	CCLR1 CCLR2	That counter clear select bit	0 0 0: Clear disabled (free-running operation) 0 0 1: Clear by compare match with the TRDGRAi register 0 1 0: Clear by compare match with the TRDGRBi register 0 1 1: Synchronous clear (clear simultaneously with other timer RDi counter) (4) 1 0 0: Do not set. 1 0 1: Clear by compare match with the TRDGRCi register 1 1 0: Clear by compare match with the TRDGRDi register 1 1 1: Do not set.	R/W R/W

- 1. Enabled when the ITCLKi bit in the TRDECR register is set to 0 (TRDCLK input) and the STCLK bit in the TRDFCR register is 1 (external clock input enabled).
- 2. This setting is enabled when the ITCLKi bit in the TRDECR register is set to 1 (fC2) in timer mode.
- 3. Enabled when bits TCK2 to TCK0 are set to 101b (TRDCLK input or fC2), the ITCLKi bit in the TRDECR is set to 0 (TRDCLK input), and the STCLK bit in the TRDFCR register is set to 1 (external clock input enabled).
- 4. This setting is enabled when the SYNC bit in the TRDMR register is set to 1 (registers TRD0 and TRD1 operate synchronously).

# 20.4.12 Timer RD I/O Control Register Ai (TRDIORAi) (i = 0 or 1) for Output Compare Function

Address 0141h (TRDIORA0), 0151h (TRDIORA1)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
After Reset	1	0	0	0	1	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0 b1	IOA0 IOA1	TRDGRA control bit	0 0: Pin output by compare match is disabled (TRDIOAi pin functions as a programmable I/O port) 0 1: Low-level output at compare match with the TRDGRAi register 1 0: High-level output at compare match with the TRDGRAi register 1 1: Toggle output at compare match with the TRDGRAi register	R/W R/W
b2	IOA2	TRDGRA mode select bit (1)	Set to 0 (output compare) for the output compare function.	R/W
b3	IOA3	Input capture input switch bit	Set to 1.	R/W
b4 b5	IOB0 IOB1	TRDGRB control bit	0 0: Pin output by compare match is disabled     (TRDIOBi pin functions as a programmable I/O port)     1: Low-level output at compare match with     the TRDGRBi register     1 0: High-level output at compare match with     the TRDGRBi register     1 1: Toggle output at compare match with     the TRDGRBi register	R/W R/W
b6	IOB2	TRDGRB mode select bit (2)	Set to 0 (output compare) for the output compare function.	R/W
b7	_	Nothing is assigned. If necessar	ry, set to 0. When read, the content is 1.	<b> </b>

- 1. To select 1 (TRDGRCi register is used as the buffer register of the TRDGRAi register) for this bit by the BFCi bit in the TRDMR register, set the IOC2 bit in the TRDIORCi register to the same value as the IOA2 bit in the TRDIORAi register.
- 2. To select 1 (TRDGRDi register is used as the buffer register of the TRDGRBi register) for this bit by the BFDi bit in the TRDMR register, set the IOD2 bit in the TRDIORCi register to the same value as the IOB2 bit in the TRDIORAi register.

# 20.4.13 Timer RD I/O Control Register Ci (TRDIORCi) (i = 0 or 1) for Output Compare Function

Address 0142h (TRDIORC0), 0152h (TRDIORC1)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0
After Reset	1	0	0	0	1	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0 b1	IOC0 IOC1	TRDGRC control bit	0 0: Pin output by compare match is disabled 0 1: Low-level output at compare match with the TRDGRCi register	R/W R/W
			1 0: High-level output at compare match with the TRDGRCi register     1 1: Toggle output at compare match with the TRDGRCi register	
b2	IOC2	TRDGRC mode select bit (1)	Set to 0 (output compare) for the output compare function.	R/W
b3	IOC3	TRDGRC register function select bit	0: TRDIOA output register (Refer to 20.4.21 Changing Output Pins in Registers TRDGRCi (i = 0 or 1) and TRDGRDi.) 1: General register or buffer register	R/W
b4	IOD0	TRDGRD control bit	b5 b4	R/W
b5	IOD1		<ul> <li>0 0: Pin output by compare match is disabled</li> <li>0 1: Low-level output at compare match with the TRDGRDi register</li> <li>1 0: High-level output at compare match with the TRDGRDi register</li> <li>1 1: Toggle output at compare match with the TRDGRDi register</li> </ul>	R/W
b6	IOD2	TRDGRD mode select bit (2)	Set to 0 (output compare) for the output compare function.	R/W
b7	IOD3	TRDGRD register function select bit	O: TRDIOB output register (Refer to 20.4.21 Changing Output Pins in Registers TRDGRCi (i = 0 or 1) and TRDGRDi.)  1: General register or buffer register	R/W

- 1. To select 1 (TRDGRCi register is used as a buffer register of the TRDGRAi register) for this bit by the BFCi bit in the TRDIORR register, set the IOC2 bit in the TRDIORCi register to the same value as the IOA2 bit in the TRDIORAi register.
- 2. To select 1 (TRDGRDi register is used as a buffer register of the TRDGRBi register) for this bit by the BFDi bit in the TRDMR register, set the IOD2 bit in the TRDIORCi register to the same value as the IOB2 bit in the TRDIORAi register.

## 20.4.14 Timer RD Status Register i (TRDSRi) (i = 0 or 1) for Output Compare Function

Address 0143h (TRDSR0), 0153h (TRDSR1)

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_	UDF	OVF	IMFD	IMFC	IMFB	IMFA	]
After Reset	1	1	1	0	0	0	0	0	TRDSR0 register
After Reset	1	1	0	0	0	0	0	0	TRDSR1 register

Bit	Symbol	Bit Name	Function	R/W
b0	IMFA	Input-capture/compare-match flag A	[Condition for setting this bit to 0]	R/W
			Write 0 after reading. (2)	
			[Condition for setting this bit to 1]	
			When the TRDi register value matches	
			the TRDGRAi register value.	
b1	IMFB	Input-capture/compare-match flag B	[Condition for setting this bit to 0]	R/W
			Write 0 after reading. (2)	
			[Condition for setting this bit to 1]	
			When the TRDi register value matches	
			the TRDGRBi register value.	
b2	IMFC	Input-capture/compare-match flag C	[Condition for setting this bit to 0]	R/W
			Write 0 after reading. (2)	
			[Condition for setting this bit to 1]	
			When the TRDi register value matches	
			the TRDGRCi register value (3).	
b3	IMFD	Input-capture/compare-match flag D	[Condition for setting this bit to 0]	R/W
			Write 0 after reading. (2)	
			[Condition for setting this bit to 1]	
			When the TRDi register value matches	
			the TRDGRDi register value (3).	
b4	OVF	Overflow flag	[Condition for setting this bit to 0]	R/W
			Write 0 after reading. (2)	
			[Condition for setting this bit to 1]	
			When the TRDi register overflows.	
b5	UDF	Underflow flag (1)	This bit is disabled for the output compare	R/W
			function.	
b6	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 1.	
b7	_			

- 1. Nothing is assigned to b5 in the TRDSR0 register. If necessary, write 0 to b5. When read, the content is 1.
- 2. The results of writing to these bits are as follows:
  - The bit is set to 0 when it is first read as 1 and then 0 is written to it.
  - The bit remains unchanged even if it is first read as 0 and then 0 is written to it because its previous value is retained. (The bit's value remains 1 even if it is set to 1 from 0 after being read as 0 and having 0 written to it because its previous value is retained.)
  - •The bit's value remains unchanged if 1 is written to it.
- 3. Including when the BFji bit in the TRDMR register is set to 1 (TRDGRji is used as a buffer register).

## 20.4.15 Timer RD Interrupt Enable Register i (TRDIERi) (i = 0 or 1) for Output **Compare Function**

Address 0144h (TRDIER0), 0154h (TRDIER1)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	OVIE	IMIED	IMIEC	IMIEB	IMIEA
After Reset	1	1	1	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	IMIEA	Input-capture/compare-match interrupt		R/W
			1: Interrupt (IMIA) by IMFA bit enabled	
b1	IMIEB	Input-capture/compare-match interrupt		R/W
			1: Interrupt (IMIB) by IMFB bit enabled	
b2	IMIEC		0: Interrupt (IMIC) by IMFC bit disabled	R/W
		enable bit C	1: Interrupt (IMIC) by IMFC bit enabled	
b3	IMIED		0: Interrupt (IMID) by IMFD bit disabled	R/W
		enable bit D	1: Interrupt (IMID) by the IMFD bit enabled	
b4	OVIE	Overflow/underflow interrupt enable bit		R/W
			1: Interrupt (OVI) by OVF bit enabled	
b5	_	Nothing is assigned. If necessary, set to	0. When read, the content is 1.	_
b6	_			
b7	_			

## 20.4.16 Timer RD Counter i (TRDi) (i = 0 or 1) for Output Compare Function

Address 0147h to 0146h (TRD0), 0157h to 0156h (TRD1)


		(	- / ,	(	,			
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	_
After Reset	0	0	0	0	0	0	0	0
Bit	b15	b14	b13	b12	b11	b10	b9	b8
Symbol	_	_	_	_	_	1	1	_
After Reset	0	0	0	0	0	0	0	0

1	Bit	Function	Setting Range	R/W
1	b15 to b0	A count source is counted. Count operation is increment.	0000h to FFFFh	R/W
		When an overflow occurs, the OVF bit in the TRDSRi register is set to 1.		

Access the TRDi register in 16-bit units. Do not access it in 8-bit units.

## 20.4.17 Timer RD General Registers Ai, Bi, Ci, and Di (TRDGRAi, TRDGRBi, TRDGRCi, TRDGRDi) (i = 0 or 1) for Output Compare Function

Address 0149h to 0148h (TRDGRA0), 014Bh to 014Ah (TRDGRB0), 014Dh to 014Ch (TRDGRC0), 014Fh to 014Eh (TRDGRD0), 0159h to 0158h (TRDGRA1), 015Bh to 015Ah (TRDGRB1), 015Dh to 015Ch (TRDGRC1), 015Fh to 015Eh (TRDGRD1)



Bit	Function	R/W
b15 to b0	Refer to Table 20.8 TRDGRji Register Function for Output Compare Function	R/W

Access registers TRDGRAi to TRDGRDi in 16-bit units. Do not access them in 8-bit units.

The following registers are disabled for the output compare function: TRDDF0, TRDDF1, TRDPOCR0, and TRDPOCR1.

**Table 20.8** TRDGRji Register Function for Output Compare Function

Register	Set	ting	Register Function	Output-Compare
riegistei	BFji	IOj3		Output Pin
TRDGRAi	_	_	General register. Write the compare value.	TRDIOAi
TRDGRBi				TRDIOBi
TRDGRCi	0	1	General register. Write the compare value.	TRDIOCi
TRDGRDi				TRDIODi
TRDGRCi	1	1	Buffer register. Write the next compare value.	TRDIOAi
TRDGRDi			(Refer to 20.2.2 Buffer Operation.)	TRDIOBi
TRDGRCi	0	0	TRDIOAi output control (Refer to 20.4.21 Changing	TRDIOAi
TRDGRDi			Output Pins in Registers TRDGRCi (i = 0 or 1) and	TRDIOBi
			TRDGRDi.)	

i = 0 or 1, j = either A, B, C, or D

BFji: Bit in TRDMR register IOj3: Bit in TRDIORCi register

## 20.4.18 Timer RD Pin Select Register 0 (TRDPSR0)

Address	0184h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TRDIOD0SEL1	TRDIOD0SEL0	TRDIOC0SEL1	TRDIOC0SEL0	TRDIOB0SEL1	TRDIOB0SEL0	TRDIOA0SEL1	TRDIOA0SEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TRDIOA0SEL0	TRDIOA0/TRDCLK pin select bit	b1 b0	R/W
b1	TRDIOA0SEL1		0 0: TRDIOA0/TRDCLK pin not used 0 1: P6_0 assigned 1 0: P10_0 assigned 1 1: Do not set.	R/W
b2	TRDIOB0SEL0	TRDIOB0 pin select bit	b3 b2	R/W
b3	TRDIOB0SEL1		0 0: TRDIOB0 pin not used 0 1: P6_1 assigned 1 0: P10_1 assigned 1 1: Do not set.	R/W
b4	TRDIOC0SEL0	TRDIOC0 pin select bit	b5 b4	R/W
b5	TRDIOC0SEL1		0 0: TRDIOC0 pin not used 0 1: P6_2 assigned 1 0: P10_2 assigned 1 1: Do not set.	R/W
b6	TRDIOD0SEL0	TRDIOD0 pin select bit	b7 b6	R/W
b7	TRDIOD0SEL1		0 0: TRDIOC0 pin not used 0 1: P6_3 assigned 1 0: P10_3 assigned 1 1: Do not set.	R/W

The TRDPSR0 register selects which pin is assigned as the timer RD input/output. To use the I/O pins for timer RD, set this register.

Set the TRDPSR0 register before setting the timer RD associated registers. Also, do not change the setting value of this register during timer RD operation.

## 20.4.19 Timer RD Pin Select Register 1 (TRDPSR1)

Address	0185h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TRDIOD1SEL1	TRDIOD1SEL0	TRDIOC1SEL1	TRDIOC1SEL0	TRDIOB1SEL1	TRDIOB1SEL0	TRDIOA1SEL1	TRDIOA1SEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0 b1	TRDIOA1SEL1	TRDIOA1 pin select bit	0 0: TRDIOA1 pin not used 0 1: P6_4 assigned 1 0: P10_4 assigned 1 1: Do not set.	R/W R/W
b2 b3	TRDIOB1SEL0 TRDIOB1SEL1	TRDIOB1 pin select bit	b3 b2 0 0: TRDIOB1 pin not used 0 1: P6_5 assigned 1 0: P10_5 assigned 1 1: Do not set.	R/W R/W
b4 b5	TRDIOC1SEL0 TRDIOC1SEL1	TRDIOC1 pin select bit	b5 b4 0 0: TRDIOC1 pin not used 0 1: P6_6 assigned 1 0: P10_6 assigned 1 1: Do not set.	R/W R/W
b6 b7	TRDIOD1SEL0 TRDIOD1SEL1	TRDIOD1 pin select bit	b7 b6 0 0: TRDIOC1 pin not used 0 1: P6_7 assigned 1 0: P10_7 assigned 1 1: Do not set.	R/W R/W

The TRDPSR1 register selects which pin is assigned as the timer RD input/output. To use the I/O pins for timer RD, set this register.

Set the TRDPSR1 register before setting the timer RD associated registers. Also, do not change the setting value of this register during timer RD operation.

## 20.4.20 Operating Example




Figure 20.11 Operating Example of Output Compare Function

## 20.4.21 Changing Output Pins in Registers TRDGRCi (i = 0 or 1) and TRDGRDi

The TRDGRCi register can be used for output control of the TRDIOAi pin, and the TRDGRDi register can be used for output control of the TRDIOBi pin. Therefore, each pin output can be controlled as follows:

- TRDIOAi output is controlled by the values of registers TRDGRAi and TRDGRCi.
- TRDIOBi output is controlled by the values of registers TRDGRBi and TRDGRDi.





Figure 20.12 Changing Output Pins in Registers TRDGRCi and TRDGRDi

Change output pins in registers TRDGRCi and TRDGRDi as follows:

- Select 0 (change TRDGRji register output pin) by the IOj3 (j = C or D) bit in the TRDIORCi register.
- Set the BFji bit in the TRDMR register to 0 (general register).
- Set different values in registers TRDGRCi and TRDGRAi. Also, set different values in registers TRDGRDi and TRDGRBi.

Figure 20.13 shows an Operating Example When TRDGRCi Register is Used for Output Control of TRDIOAi Pin and TRDGRDi Register is Used for Output Control of TRDIOBi Pin.



Operating Example When TRDGRCi Register is Used for Output Control of TRDIOAi **Figure 20.13** Pin and TRDGRDi Register is Used for Output Control of TRDIOBi Pin

## 20.4.22 A/D Trigger Generation

A compare match signal with registers TRDi (i = 0 or 1) and TRDGRji (j = A, B, C, or D) can be used as the conversion start trigger of the A/D converter.

The TRDADCR register is used to select which compare match is used.

### 20.5 PWM Mode

In PWM mode, a PWM waveform is output. Up to three PWM waveforms with the same period can be output by timer RDi (i = 0 or 1). Also, up to six PWM waveforms with the same period can be output by synchronizing timer RD0 and timer RD1. Since this mode functions by a combination of the TRDIOji (i = 0 or 1, j = B, C, or D) pin and TRDGRji register, PWM mode, or any other mode or function, can be selected for each individual pin. (However, since the TRDGRAi register is used when using any pin for PWM mode, the TRDGRAi register cannot be used for other modes.)

Figure 20.14 shows a Block Diagram of PWM Mode, and Table 20.9 lists the PWM Mode Specifications. Figures 20.15 and 20.16 show Operation Examples in PWM Mode.




Figure 20.14 Block Diagram of PWM Mode

Table 20.9 PWM Mode Specifications

Item	Specification
Count sources	f1, f2, f4, f8, f32, or external signal input to the TRDCLK pin (active edge selectable by a program)
Count operations	Increment
PWM waveform	PWM period: 1/fk x (m+1) Active level width: 1/fk x (m-n) Inactive level width: 1/fk x (n+1) fk: Frequency of count source m: Value set in TRDGRAi register n: Value set in TRDGRji register
	m+1  n+1 (Active level is low)
Count start condition	1 (count starts) is written to the TSTARTi bit in the TRDSTR register.
Count stop conditions	<ul> <li>• 0 (count stops) is written to the TSTARTi bit in the TRDSTR register when the CSELi bit in the TRDSTR register is set to 1.  The PWM output pin holds output level before the count stops.</li> <li>• When the CSELi bit in the TRDSTR register is set to 0, the count stops at the compare match with the TRDGRAi register.  The PWM output pin holds the level after the output changes by the compare match.</li> </ul>
Interrupt request generation	Compare match (the contents of the TRDi register and the TRDGRhi
timing	register match.)  • TRDi register overflow
TRDIOA0 pin function	Programmable I/O port or TRDCLK (external clock) input
TRDIOA1 pin function	Programmable I/O port
TRDIOB0, TRDIOC0, TRDIOD0, TRDIOB1, TRDIOC1, TRDIOD1 pins function	Programmable I/O port or pulse output (selectable for each individual pin)
INT0 pin function	Programmable I/O port, pulse output forced cutoff signal input, or INTO interrupt input
Read from timer	The count value can be read by reading the TRDi register.
Write to timer	The value can be written to the TRDi register.
Selectable functions	<ul> <li>One to three PWM output pins selectable per timer RDi Either one pin or multiple pins of the TRDIOBi, TRDIOCi or TRDIODi pin.</li> <li>Active level selectable for each individual pin.</li> <li>Initial output level selectable for each individual pin.</li> <li>Synchronous operation (Refer to 20.2.3 Synchronous Operation.)</li> <li>Buffer operation (Refer to 20.2.2 Buffer Operation.)</li> <li>Pulse output forced cutoff signal input (Refer to 20.2.4 Pulse Output Forced Cutoff.)</li> <li>A/D trigger generation</li> </ul>

i = 0 or 1

j = either B, C, or D

h = either A, B, C, or D

#### 20.5.1 **Module Standby Control Register (MSTCR)**

Address 0008h

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	MSTTRG	MSTTRC	MSTTRD	MSTIIC	_	_	_	1
After Reset	0	0	0	0	0	0	0	0	-

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessary	, set to 0. When read, the content is 0.	
b1	_			
b2	_			
b3	MSTIIC	SSU, I <sup>2</sup> C bus standby bit	0: Active	R/W
			1: Standby <sup>(1)</sup>	
b4	MSTTRD	Timer RD standby bit	0: Active	R/W
			1: Standby <sup>(2, 3)</sup>	
b5	MSTTRC	Timer RC standby bit	0: Active	R/W
			1: Standby (4)	
b6	MSTTRG	Timer RG standby bit	0: Active	R/W
			1: Standby <sup>(5)</sup>	
b7	_	Nothing is assigned. If necessary	, set to 0. When read, the content is 0.	_

- 1. When the MSTIIC bit is set to 1 (standby), any access to the SSU or the I2C bus associated registers (addresses 0193h to 019Dh) is disabled.
- 2. When the MSTTRD bit is set to 1 (standby), any access to the timer RD associated registers (addresses 0135h to 015Fh) is disabled.
- 3. To set the MSTTRD bit to 1 (standby), set bits TCK2 to TCK0 in the TRDCRi (i = 0 or 1) register to 000b (f1).
- 4. When the MSTTRC bit is set to 1 (standby), any access to the timer RC associated registers (addresses 0120h to 0133h) is disabled.
- 5. When the MSTTRG bit is set to 1 (standby), any access to the timer RC associated registers (addresses 0170h to 017Fh) is disabled.

#### **Timer RD Control Expansion Register (TRDECR)** 20.5.2

Address 0135h Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol ITCLK1 ITCLK0 0 After Reset 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessary,	set to 0. When read, the content is 0.	_
b1	_			
b2	_			
b3	ITCLK0	Timer RD0 fC2 select bit	0: TRDCLK input selected 1: fC2 selected (1)	R/W
b4	_	Nothing is assigned. If necessary,	set to 0. When read, the content is 0.	_
b5	_			
b6	_			
b7	ITCLK1	Timer RD1 fC2 select bit	0: TRDCLK input selected 1: fC2 selected (1)	R/W

Note:

1. Enabled when in timer mode.

#### **Timer RD Trigger Control Register (TRDADCR)** 20.5.3

Address 0136h Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol ADTRGD1E ADTRGC1E ADTRGB1E ADTRGA1E ADTRGD0E ADTRGC0E ADTRGB0E ADTRGA0E 0 After Reset

Bit	Symbol	Bit Name	Function	R/W
b0	ADTRGA0E	A/D trigger A0 enable bit	O: A/D trigger disabled     1: A/D trigger generated at compare match with registers TRD0 and TRDGRA0	R/W
b1	ADTRGB0E	A/D trigger B0 enable bit	0: A/D trigger disabled 1: A/D trigger generated at compare match with registers TRD0 and TRDGRB0	R/W
b2	ADTRGC0E	A/D trigger C0 enable bit	O: A/D trigger disabled     1: A/D trigger generated at compare match with registers TRD0 and TRDGRC0	R/W
b3	ADTRGD0E	A/D trigger D0 enable bit	A/D trigger disabled     A/D trigger generated at compare match with registers TRD0 and TRDGRD0	R/W
b4	ADTRGA1E	A/D trigger A1 enable bit	O: A/D trigger disabled     1: A/D trigger generated at compare match with registers TRD1 and TRDGRA1	R/W
b5	ADTRGB1E	A/D trigger B1 enable bit	A/D trigger disabled     A/D trigger generated at compare match with registers TRD1 and TRDGRB1	R/W
b6	ADTRGC1E	A/D trigger C1 enable bit	O: A/D trigger disabled     1: A/D trigger generated at compare match with registers TRD1 and TRDGRC1	R/W
b7	ADTRGD1E	A/D trigger D1 enable bit	O: A/D trigger disabled     1: A/D trigger generated at compare match with registers TRD1 and TRDGRD1	R/W

## 20.5.4 Timer RD Start Register (TRDSTR) in PWM Mode

Address 0137h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	CSEL1	CSEL0	TSTART1	TSTART0
After Reset	1	1	1	1	1	1	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TSTART0	TRD0 count start flag (3)	0: Count stops (1) 1: Count starts	R/W
b1	TSTART1	TRD1 count start flag (4)	0: Count stops (2) 1: Count starts	R/W
b2	CSEL0	TRD0 count operation select bit	O: Count stops at compare match with     the TRDGRA0 register     Count continues after compare match with     the TRDGRA0 register	R/W
b3	CSEL1	TRD1 count operation select bit	O: Count stops at compare match with the TRDGRA1 register     Count continues after compare match with the TRDGRA1 register	R/W
b4	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 1.	_
b5	_			
b6	_			
b7	_			

### Notes:

- 1. When the CSEL0 bit is set to 1, write 0 to the TSTART0 bit.
- 2. When the CSEL1 bit is set to 1, write 0 to the TSTART1 bit.
- 3. When the CSEL0 bit is set to 0 and the compare match signal (TRDIOA0) is generated, this bit is set to 0 (count stops).
- 4. When the CSEL1 bit is set to 0 and the compare match signal (TRDIOA1) is generated, this bit is set to 0 (count stops).

Set the TRDSTR register using the MOV instruction (do not use the bit handling instruction). Refer to **20.10.1 TRDSTR Register** for **Notes on Timer RD**.

## 20.5.5 Timer RD Mode Register (TRDMR) in PWM Mode

Address 0138h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	BFD1	BFC1	BFD0	BFC0	_	_	_	SYNC
After Reset	0	0	0	0	1	1	1	0

Bit	Symbol	Bit Name	Function	R/W
b0	SYNC	Timer RD synchronous bit	Registers TRD0 and TRD1 operate independently     Registers TRD0 and TRD1 operate synchronously	R/W
b1	_	Nothing is assigned. If necessary, s	et to 0. When read, the content is 1.	_
b2	_			
b3	_			
b4	BFC0	TRDGRC0 register function select bit	General register     Buffer register of TRDGRA0 register	R/W
b5	BFD0	TRDGRD0 register function select bit	General register     Buffer register of TRDGRB0 register	R/W
b6	BFC1	TRDGRC1 register function select bit	General register     Buffer register of TRDGRA1 register	R/W
b7	BFD1	TRDGRD1 register function select bit	General register     Buffer register of TRDGRB1 register	R/W

## 20.5.6 Timer RD PWM Mode Register (TRDPMR) in PWM Mode

Address 0139h Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol PWMD1 PWMC1 PWMB1 PWMD0 PWMC0 PWMB0 After Reset 0 0 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	PWMB0	PWM mode of TRDIOB0 select bit	0: Timer mode	R/W
b1	PWMC0	PWM mode of TRDIOC0 select bit	1: PWM mode	R/W
b2	PWMD0	PWM mode of TRDIOD0 select bit		R/W
b3		Nothing is assigned. If necessary, set	o 0. When read, the content is 1.	_
b4			0: Timer mode	R/W
b5		PWM mode of TRDIOC1 select bit	1: PWM mode	R/W
b6	PWMD1	PWM mode of TRDIOD1 select bit		R/W
b7	_	Nothing is assigned. If necessary, set t	to 0. When read, the content is 1.	_

## 20.5.7 Timer RD Function Control Register (TRDFCR) in PWM Mode

Address 013Ah

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	PWM3	STCLK	ADEG	ADTRG	OLS1	OLS0	CMD1	CMD0
After Reset	1	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	CMD0	Combination mode select bit (1)	Set to 00b (timer mode, PWM mode, or PWM3	R/W
b1	CMD1		mode) in PWM mode.	R/W
b2	OLS0	Normal-phase output level select bit (in reset synchronous PWM mode or complementary PWM mode)	Disabled in PWM mode.	R/W
b3	OLS1	Counter-phase output level select bit (in reset synchronous PWM mode or complementary PWM mode)		R/W
b4	ADTRG	A/D trigger enable bit (in complementary PWM mode)		R/W
b5	ADEG	A/D trigger edge select bit (in complementary PWM mode)		R/W
b6	STCLK	External clock input select bit	External clock input disabled     External clock input enabled	R/W
b7	PWM3	PWM3 mode select bit (2)	Set to 1 (other than PWM3 mode) in PWM mode.	R/W

- 1. Set bits CMD1 to CMD0 when both the TSTART0 and TSTART1 bits in the TRDSTR register are set to 0 (count stops).
- 2. When bits CMD1 to CMD0 are set to 00b (timer mode, PWM mode, or PWM3 mode), the setting of the PWM3 bit is enabled.

## 20.5.8 Timer RD Output Master Enable Register 1 (TRDOER1) in PWM Mode

Address 013Bh Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol ED1 EC1 EB1 EA1 ED0 EC0 EB0 EA0 After Reset

Bit	Symbol	Bit Name	Function	R/W
b0	EA0	TRDIOA0 output disable bit	Set to 1 (TRDIOA0 pin is used as a programmable I/O port) in PWM mode.	R/W
b1	EB0	TRDIOB0 output disable bit	0: Output enabled 1: Output disabled (TRDIOB0 pin is used as a programmable I/O port)	R/W
b2	EC0	TRDIOC0 output disable bit	0: Output enabled 1: Output disabled (TRDIOC0 pin is used as a programmable I/O port)	R/W
b3	ED0	TRDIOD0 output disable bit	0: Output enabled 1: Output disabled (TRDIOD0 pin is used as a programmable I/O port)	R/W
b4	EA1	TRDIOA1 output disable bit	Set to 1 (TRDIOA1 pin is used as a programmable I/O port) in PWM mode.	R/W
b5	EB1	TRDIOB1 output disable bit	0: Output enabled 1: Output disabled (TRDIOB1 pin is used as a programmable I/O port)	R/W
b6	EC1	TRDIOC1 output disable bit	0: Output enabled 1: Output disabled (TRDIOC1 pin is used as a programmable I/O port)	R/W
b7	ED1	TRDIOD1 output disable bit	0: Output enabled 1: Output disabled (TRDIOD1 pin is used as a programmable I/O port)	R/W

## 20.5.9 Timer RD Output Master Enable Register 2 (TRDOER2) in PWM Mode

Address 013Ch

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	PTO	_	_	_	_	_	_	_
After Reset	0	1	1	1	1	1	1	1

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 1.	_
b1	_			
b2	_			
b3	_			
b4	_			
b5	_			
b6	_			
b7	PTO	INTO of pulse output forced cutoff signal input enabled bit (1)	0: Pulse output forced cutoff input disabled 1: Pulse output forced cutoff input enabled (All bits in the TRDOER1 register are set to 1 (output disabled) when a low-level signal is applied to the INTO pin.)	R/W

Note:

1. Refer to 20.2.4 Pulse Output Forced Cutoff.

### 20.5.10 Timer RD Output Control Register (TRDOCR) in PWM Mode

Address 013Dh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TOD1	TOC1	TOB1	TOA1	TOD0	TOC0	TOB0	TOA0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TOA0	•	Set to 0 (output enabled) in PWM mode.	R/W
b1	TOB0	TRDIOB0 output level select bit (1)	0: Initial output is inactive level	R/W
b2	TOC0	TRDIOC0 initial output level select bit (1)	1: Initial output is active level	R/W
b3	TOD0	TRDIOD0 initial output level select bit (1)		R/W
b4	TOA1	TRDIOA1 initial output level select bit	Set this bit to 0 (output enabled) in PWM mode.	R/W
b5	TOB1	TRDIOB1 initial output level select bit (1)	0: Inactive level	R/W
b6	TOC1	TRDIOC1 initial output level select bit (1)	1: Active level	R/W
b7	TOD1	TRDIOD1 initial output level select bit (1)		R/W

#### Note:

1. If the pin function is set for waveform output (refer to 6.6 Port Settings), the initial output level is output when the TRDOCR register is set.

Write to the TRDOCR register when both the TSTART0 and TSTART1 bits in the TRDSTR register are set to 0 (count stops).

### 20.5.11 Timer RD Control Register i (TRDCRi) (i = 0 or 1) in PWM Mode

Address 0140h (TRDCR0), 0150h (TRDCR1)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TCK2	TCK1	TCK0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TCK0	Count source select bit	b2 b1 b0 0 0 0: f1	R/W
b1	TCK1		0 0 1: f2	R/W
b2	TCK2		0 1 0: f4	R/W
			0 1 1: f8	
			1 0 0: f32	
			1 0 1: TRDCLK input (1) or fC2 (2)	
			1 1 0: Do not set.	
			1 1 1: Do not set.	
b3	CKEG0	External clock edge select bit (3)	b4 b3	R/W
b4	CKEG1		0 0: Count at the rising edge 0 1: Count at the falling edge	R/W
			1 0: Count at the falling edge	
			1 1: Do not set.	
b5	CCLR0	TRDi counter clear select bit	Set to 001b (TRDi register cleared by compare match	R/W
b6	CCLR1	1	with TRDGRAi register) in PWM mode.	R/W
b7	CCLR2			R/W

- 1. Enabled when the ITCLKi bit in the TRDECR register is set to 0 (TRDCLK input) and the STCLK bit in the TRDFCR register is 1 (external clock input enabled).
- 2. Enabled when the ITCLKi bit in the TRDECR register is set to 1 (fC2) in timer mode.
- 3. Enabled when bits TCK2 to TCK0 are set to 101b (TRDCLK input or fC2), the ITCLKi bit in the TRDECR is set to 0 (TRDCLK input), and the STCLK bit in the TRDFCR register is set to 1 (external clock input enabled).

## 20.5.12 Timer RD Status Register i (TRDSRi) (i = 0 or 1) in PWM Mode

Address 0143h (TRDSR0), 0153h (TRDSR1)

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_	UDF	OVF	IMFD	IMFC	IMFB	IMFA	]
After Reset	1	1	1	0	0	0	0	0	TRDSR0 register
After Reset	1	1	0	0	0	0	0	0	TRDSR1 register

Bit	Symbol	Bit Name	Function	R/W
b0	IMFA	Input-capture/compare-match flag A	[Condition for setting this bit to 0] Write 0 after reading. (2) [Condition for setting this bit to 1] When the TRDi register value matches the TRDGRAi register value.	R/W
b1	IMFB	Input-capture/compare-match flag B	[Condition for setting this bit to 0] Write 0 after reading. (2) [Condition for setting this bit to 1] When the TRDi register value matches the TRDGRBi register value.	R/W
b2	IMFC	Input-capture/compare-match flag C	[Condition for setting this bit to 0] Write 0 after reading. (2) [Condition for setting this bit to 1] When the TRDi register value matches the TRDGRCi register value. (3)	R/W
b3	IMFD	Input-capture/compare-match flag D	[Condition for setting this bit to 0] Write 0 after reading. (2) [Condition for setting this bit to 1] When the TRDi register value matches the TRDGRDi register value. (3)	R/W
b4	OVF	Overflow flag	[Condition for setting this bit to 0] Write 0 after reading. (2) [Condition for setting this bit to 1] When the TRDi register overflows.	R/W
b5	UDF	Underflow flag (1)	This bit is disabled in PWM Mode.	R/W
b6		Nothing is assigned. If necessary, set	to 0. When read, the content is 1.	
b7	_			

- 1. Nothing is assigned to b5 in the TRDSR0 register. If necessary, write 0 to b5. When read, the content is 1.
- 2. The results of writing to these bits are as follows:
  - The bit is set to 0 when it is first read as 1 and then 0 is written to it.
  - The bit remains unchanged even if it is first read as 0 and then 0 is written to it because its previous value is retained. (The bit's value remains 1 even if it is set to 1 from 0 after being read as 0 and having 0 written to it because its previous value is retained.)
  - The bit's value remains unchanged if 1 is written to it.
- 3. Including when the BFji bit in the TRDMR register is set to 1 (TRDGRji is used as a buffer register).

## 20.5.13 Timer RD Interrupt Enable Register i (TRDIERi) (i = 0 or 1) in PWM Mode

Address 0144h (TRDIER0), 0154h (TRDIER1)

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_	_	OVIE	IMIED	IMIEC	IMIEB	IMIEA	l
After Reset	1	1	1	0	0	0	0	0	

Bit	Symbol	Bit Name	Function	R/W
b0	IMIEA	Input-capture/compare-match interrupt enable bit A	0: Interrupt (IMIA) by IMFA bit disabled 1: Interrupt (IMIA) by IMFA bit enabled	R/W
b1	IMIEB		O: Interrupt (IMIB) by IMFB bit disabled  1: Interrupt (IMIB) by IMFB bit enabled	R/W
b2	IMIEC	Input-capture/compare-match interrupt enable bit C	0: Interrupt (IMIC) by IMFC bit disabled 1: Interrupt (IMIC) by IMFC bit enabled	R/W
b3	IMIED	Input-capture/compare-match interrupt enable bit D	0: Interrupt (IMID) by IMFD bit disabled 1: Interrupt (IMID) by IMFD bit enabled	R/W
b4	OVIE	Overflow/underflow interrupt enable bit	Interrupt (OVI) by OVF bit disabled     Interrupt (OVI) by OVF bit enabled	R/W
b5	_	Nothing is assigned. If necessary, set to	0. When read, the content is 1.	
b6	_			
b7	_			

# 20.5.14 Timer RD PWM Mode Output Level Control Register i (TRDPOCRi) (i = 0 or 1) in PWM Mode

Address 0145h (TRDPOCR0), 0155h (TRDPOCR1)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	POLD	POLC	POLB
After Reset	1	1	1	1	1	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	POLB	PWM mode output level control bit B	0: TRDIOBi output level is selected as low active	R/W
			1: TRDIOBi output level is selected as high active	
b1	POLC	PWM mode output level control bit C	0: TRDIOCi output level is selected as low active	R/W
			1: TRDIOCi output level is selected as high active	
b2	POLD	PWM mode output level control bit D	0: TRDIODi output level is selected as low active	R/W
			1: TRDIODi output level is selected as high active	
b3	_	Nothing is assigned. If necessary, set t	o 0. When read, the content is 1.	_
b4	_			
b5	_			
b6	_			
b7	_			

## 20.5.15 Timer RD Counter i (TRDi) (i = 0 or 1) in PWM Mode

Address 0147h to 0146h (TRD0), 0157h to 0156h (TRD1)

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_	_	_	_	_	_	_	
After Reset	0	0	0	0	0	0	0	0	-
Bit	b15	b14	b13	b12	b11	b10	b9	b8	
Symbol	_	_	_	_	_	_	_	_	
After Reset	0	0	0	0	0	0	0	0	-

1	Bit	Function	Setting Range	R/W
1	b15 to b0	A count source is counted. Count operation is increment.	0000h to FFFFh	R/W
		When an overflow occurs, the OVF bit in the TRDSRi register is set to 1.		

Access the TRDi register in 16-bit units. Do not access it in 8-bit units.

# 20.5.16 Timer RD General Registers Ai, Bi, Ci, and Di (TRDGRAi, TRDGRBi, TRDGRCi, TRDGRDi) (i = 0 or 1) in PWM Mode

Address 0149h to 0148h (TRDGRA0), 014Bh to 014Ah (TRDGRB0), 014Dh to 014Ch (TRDGRC0), 014Fh to 014Eh (TRDGRD0), 0159h to 0158h (TRDGRA1), 015Bh to 015Ah (TRDGRB1), 015Dh to 015Ch (TRDGRC1), 015Fh to 015Eh (TRDGRD1)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol		_	_	_				_
After Reset	1	1	1	1	1	1	1	1
Bit	b15	b14	b13	b12	b11	b10	b9	b8
Symbol	_	_	_	_		_	_	_
After Reset	1	1	1	1	1	1	1	1

Bit	Function	R/W
b15 to b0	Refer to Table 20.10 TRDGRji Register Functions in PWM Mode	R/W

Access registers TRDGRAi to TRDGRDi in 16-bit units. Do not access them in 8-bit units.

The following registers are disabled in PWM mode:

TRDDF0, TRDDF1, TRDIORA0, TRDIORC0, TRDIORA1, and TRDIORC1.

Table 20.10 TRDGRji Register Functions in PWM Mode

Register	Setting	Register Function	PWM Output Pin
TRDGRAi	_	General register. Set the PWM period	_
TRDGRBi	_	General register. Set the changing point of PWM output	TRDIOBi
TRDGRCi	BFCi = 0	General register. Set the changing point of PWM output	TRDIOCi
TRDGRDi	BFDi = 0		TRDIODi
TRDGRCi	BFCi = 1	Buffer register. Set the next PWM period	_
		(Refer to 20.2.2 Buffer Operation.)	
TRDGRDi	BFDi = 1	Buffer register. Set the changing point of the next PWM	TRDIOBi
		output	
		(Refer to 20.2.2 Buffer Operation.)	

i = 0 or 1

BFCi, BFDi: Bits in TRDMR register

## 20.5.17 Timer RD Pin Select Register 0 (TRDPSR0)

Address	0184h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TRDIOD0SEL1	TRDIOD0SEL0	TRDIOC0SEL1	TRDIOC0SEL0	TRDIOB0SEL1	TRDIOB0SEL0	TRDIOA0SEL1	TRDIOA0SEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TRDIOA0SEL0	TRDIOA0/TRDCLK pin select bit	b1 b0	R/W
b1	TRDIOA0SEL1		0 0: TRDIOA0/TRDCLK pin not used 0 1: P6_0 assigned 1 0: P10_0 assigned 1 1: Do not set.	R/W
b2	TRDIOB0SEL0	TRDIOB0 pin select bit	b3 b2	R/W
b3	TRDIOB0SEL1		0 0: TRDIOB0 pin not used 0 1: P6_1 assigned 1 0: P10_1 assigned 1 1: Do not set.	R/W
b4	TRDIOC0SEL0	TRDIOC0 pin select bit	b5 b4	R/W
b5	TRDIOC0SEL1		0 0: TRDIOC0 pin not used 0 1: P6_2 assigned 1 0: P10_2 assigned 1 1: Do not set.	R/W
b6	TRDIOD0SEL0	TRDIOD0 pin select bit	b7 b6	R/W
b7	TRDIOD0SEL1		0 0: TRDIOC0 pin not used 0 1: P6_3 assigned 1 0: P10_3 assigned 1 1: Do not set.	R/W

The TRDPSR0 register selects which pin is assigned as the timer RD input/output. To use the I/O pins for timer RD, set this register.

Set the TRDPSR0 register before setting the timer RD associated registers. Also, do not change the setting value of this register during timer RD operation.

## 20.5.18 Timer RD Pin Select Register 1 (TRDPSR1)

Address	0185h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TRDIOD1SEL1	TRDIOD1SEL0	TRDIOC1SEL1	TRDIOC1SEL0	TRDIOB1SEL1	TRDIOB1SEL0	TRDIOA1SEL1	TRDIOA1SEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0 b1	TRDIOA1SEL0 TRDIOA1SEL1	TRDIOA1 pin select bit	0 0: TRDIOA1 pin not used 0 1: P6_4 assigned 1 0: P10_4 assigned 1 1: Do not set.	R/W R/W
b2 b3	TRDIOB1SEL0 TRDIOB1SEL1	TRDIOB1 pin select bit	b3 b2 0 0: TRDIOB1 pin not used 0 1: P6_5 assigned 1 0: P10_5 assigned 1 1: Do not set.	R/W R/W
b4 b5	TRDIOC1SEL0 TRDIOC1SEL1	TRDIOC1 pin select bit	b5 b4 0 0: TRDIOC1 pin not used 0 1: P6_6 assigned 1 0: P10_6 assigned 1 1: Do not set.	R/W R/W
b6 b7	TRDIOD1SEL0 TRDIOD1SEL1	TRDIOD1 pin select bit	b7 b6 0 0: TRDIOC1 pin not used 0 1: P6_7 assigned 1 0: P10_7 assigned 1 1: Do not set.	R/W R/W

The TRDPSR1 register selects which pin is assigned as the timer RD input/output. To use the I/O pins for timer RD, set this register.

Set the TRDPSR1 register before setting the timer RD associated registers. Also, do not change the setting value of this register during timer RD operation.

### 20.5.19 Operating Example




Figure 20.15 Operating Example in PWM Mode




Figure 20.16 Operating Example in PWM Mode (Duty 0%, Duty 100%)

## 20.5.20 A/D Trigger Generation

A compare match signal with registers TRDi (i = 0 or 1) and TRDGRji (j = A, B, C, or D) can be used as the conversion start trigger of the A/D converter.

The TRDADCR register is used to select which compare match is used.

### 20.6 Reset Synchronous PWM Mode

In this mode, three normal-phases and three counter-phases of the PWM waveform are output with the same period (three-phase, sawtooth wave modulation, and no dead time).

Figure 20.17 shows a Block Diagram of Reset Synchronous PWM Mode, and Table 20.11 lists the Reset Synchronous PWM Mode Specifications. Figure 20.18 shows an Operating Example in Reset Synchronous PWM Mode.

Refer to **Figure 20.16 Operating Example in PWM Mode (Duty 0%, Duty 100%)** for an operating example in PWM Mode with duty 0% and duty 100%.




Figure 20.17 Block Diagram of Reset Synchronous PWM Mode

Table 20.11 Reset Synchronous PWM Mode Specifications

Item	Specification
Count sources	f1, f2, f4, f8, f32, or
	external signal input to the TRDCLK pin (active edge selectable by a
	program)
Count operations	The TRD0 register is incremented (TRD1 register is not used).
PWM waveform	PWM period : $1/fk \times (m+1)$
	Active level width of normal-phase : 1/fk × (m-n)
	Active level width of counter-phase: $1/fk \times (n+1)$
	fk: Frequency of count source
	m: Value set in TRDGRA0 register
	n: Value set in TRDGRB0 register (PWM1 output),
	Value set in TRDGRA1 register (PWM2 output), Value set in TRDGRB1 register (PWM3 output)
	m+1
	Normal-phase
	Counter-phase
	Country phase
	n+1 (Active level is low)
Count start condition	1 (count starts) is written to the TSTART0 bit in the TRDSTR register.
Count stop conditions	• 0 (count stops) is written to the TSTART0 bit in the TRDSTR register
·	when the CSEL0 bit in the TRDSTR register is set to 1.
	The PWM output pin holds the output level before the count stops
	When the CSEL0 bit in the TRDSTR register is set to 0, the count     TRDSTR register is set to 0, the count
	stops at the compare match with the TRDGRA0 register.  The PWM output pin holds the level after the output changes by the
	compare match.
Interrupt request generation	Compare match (the content of the TRD0 register matches the
timing	contents of registers TRDGRj0, TRDGRA1, and TRDGRB1).
	TRD0 register overflow
TRDIOA0 pin function	Programmable I/O port or TRDCLK (external clock) input
TRDIOB0 pin function	PWM1 output normal-phase output
TRDIOD0 pin function	PWM1 output counter-phase output
TRDIOA1 pin function	PWM2 output normal-phase output
TRDIOC1 pin function	PWM2 output counter-phase output
TRDIOB1 pin function	PWM3 output normal-phase output
TRDIOD1 pin function	PWM3 output counter-phase output
TRDIOC0 pin function	Output inverted every PWM period
INT0 pin function	Programmable I/O port, pulse output forced cutoff signal input, or
·	INT0 interrupt input
Read from timer	The count value can be read by reading the TRD0 register.
Write to timer	The value can be written to the TRD0 register.
Selectable functions	The normal-phase and counter-phase active level and initial output
	level can be selected individually.
	<ul> <li>Buffer operation (Refer to 20.2.2 Buffer Operation.)</li> <li>Pulse output forced cutoff signal input (Refer to 20.2.4 Pulse</li> </ul>
	Output Forced Cutoff.)

j = either A, B, C, or D

#### 20.6.1 **Module Standby Control Register (MSTCR)**

Address 0008h

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	MSTTRG	MSTTRC	MSTTRD	MSTIIC	_	_	_	1
After Reset	0	0	0	0	0	0	0	0	-

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessary, s	et to 0. When read, the content is 0.	_
b1	_			
b2	_			
b3	MSTIIC	SSU, I <sup>2</sup> C bus standby bit	0: Active	R/W
			1: Standby (1)	
b4	MSTTRD	Timer RD standby bit	0: Active	R/W
			1: Standby (2, 3)	
b5	MSTTRC	Timer RC standby bit	0: Active	R/W
			1: Standby (4)	
b6	MSTTRG	Timer RG standby bit	0: Active	R/W
			1: Standby (5)	
b7	_	Nothing is assigned. If necessary, s	et to 0. When read, the content is 0.	_

- 1. When the MSTIIC bit is set to 1 (standby), any access to the SSU or the I2C bus associated registers (addresses 0193h to 019Dh) is disabled.
- 2. When the MSTTRD bit is set to 1 (standby), any access to the timer RD associated registers (addresses 0135h to 015Fh) is disabled.
- 3. To set the MSTTRD bit to 1 (standby), set bits TCK2 to TCK0 in the TRDCRi (i = 0 or 1) register to 000b (f1).
- 4. When the MSTTRC bit is set to 1 (standby), any access to the timer RC associated registers (addresses 0120h to 0133h) is disabled.
- 5. When the MSTTRG bit is set to 1 (standby), any access to the timer RC associated registers (addresses 0170h to 017Fh) is disabled.

#### **Timer RD Control Expansion Register (TRDECR)** 20.6.2

Address 0135h Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol ITCLK1 ITCLK0 0 After Reset 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessary	y, set to 0. When read, the content is 0.	_
b1	_			
b2	_			
b3	ITCLK0	Timer RD0 fC2 select bit	0: TRDCLK input selected 1: fC2 selected (1)	R/W
b4	_	Nothing is assigned. If necessary	y, set to 0. When read, the content is 0.	_
b5	_			
b6	_			
b7	ITCLK1	Timer RD1 fC2 select bit	0: TRDCLK input selected 1: fC2 selected <sup>(1)</sup>	R/W

Note:

1. Enabled when in timer mode.

#### **Timer RD Trigger Control Register (TRDADCR)** 20.6.3

Address 0136h Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol ADTRGD1E ADTRGC1E ADTRGB1E ADTRGA1E ADTRGD0E ADTRGC0E ADTRGB0E ADTRGA0E 0 After Reset

Bit	Symbol	Bit Name	Function	R/W
b0	ADTRGA0E	A/D trigger A0 enable bit	O: A/D trigger disabled     1: A/D trigger generated at compare match with registers TRD0 and TRDGRA0	R/W
b1	ADTRGB0E	A/D trigger B0 enable bit	O: A/D trigger disabled     1: A/D trigger generated at compare match with registers TRD0 and TRDGRB0	R/W
b2	ADTRGC0E	A/D trigger C0 enable bit	O: A/D trigger disabled     1: A/D trigger generated at compare match with registers TRD0 and TRDGRC0	R/W
b3	ADTRGD0E	A/D trigger D0 enable bit	A/D trigger disabled     A/D trigger generated at compare match with registers TRD0 and TRDGRD0	R/W
b4	ADTRGA1E	A/D trigger A1 enable bit	O: A/D trigger disabled     1: A/D trigger generated at compare match with registers TRD1 and TRDGRA1	R/W
b5	ADTRGB1E	A/D trigger B1 enable bit	A/D trigger disabled     A/D trigger generated at compare match with registers TRD1 and TRDGRB1	R/W
b6	ADTRGC1E	A/D trigger C1 enable bit	O: A/D trigger disabled     1: A/D trigger generated at compare match with registers TRD1 and TRDGRC1	R/W
b7	ADTRGD1E	A/D trigger D1 enable bit	O: A/D trigger disabled     1: A/D trigger generated at compare match with registers TRD1 and TRDGRD1	R/W

#### Timer RD Start Register (TRDSTR) in Reset Synchronous PWM Mode 20.6.4

Address	013/h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	CSEL1	CSEL0	TSTART1	TSTART0
After Reset	1	1	1	1	1	1	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TSTART0	TRD0 count start flag (3)	0: Count stops (1) 1: Count starts	R/W
b1	TSTART1	TRD1 count start flag (4)	0: Count stops (2) 1: Count starts	R/W
b2	CSEL0	TRD0 count operation select bit	O: Count stops at compare match with     the TRDGRA0 register     Count continues after compare match with     the TRDGRA0 register	R/W
b3	CSEL1	TRD1 count operation select bit	O: Count stops at compare match with     the TRDGRA1 register     Count continues after compare match with     the TRDGRA1 register	R/W
b4	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 1.	_
b5	_			
b6	_			
b7	_			

#### Notes:

- 1. When the CSEL0 bit is set to 1, write 0 to the TSTART0 bit.
- 2. When the CSEL1 bit is set to 1, write 0 to the TSTART1 bit.
- 3. When the CSEL0 bit is set to 0 and the compare match signal (TRDIOA0) is generated, this bit is set to 0 (count stops).
- 4. When the CSEL1 bit is set to 0 and the compare match signal (TRDIOA1) is generated, this bit is set to 0 (count stops).

Set the TRDSTR register using the MOV instruction (do not use the bit handling instruction). Refer to 20.10.1 TRDSTR Register for Notes on Timer RD.

#### 20.6.5 Timer RD Mode Register (TRDMR) in Reset Synchronous PWM Mode

Address 0138h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	BFD1	BFC1	BFD0	BFC0	_	_	_	SYNC
After Reset	0	0	0	0	1	1	1	0

Bit	Symbol	Bit Name	Function	R/W
b0	SYNC	Timer RD synchronous bit	Set to 0 (registers TRD and TRD1 operate independently) in reset synchronous PWM mode.	R/W
b1	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 1.	_
b2				
b3	_			
b4	BFC0	TRDGRC0 register function select bit	General register     Buffer register of TRDGRA0 register	R/W
b5	BFD0	TRDGRD0 register function select bit	General register     Buffer register of TRDGRB0 register	R/W
b6	BFC1	TRDGRC1 register function select bit	General register     Buffer register of TRDGRA1 register	R/W
b7	BFD1	TRDGRD1 register function select bit	General register     Buffer register of TRDGRB1 register	R/W

## 20.6.6 Timer RD Function Control Register (TRDFCR) in Reset Synchronous PWM Mode

Address 013Ah

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	PWM3	STCLK	ADEG	ADTRG	OLS1	OLS0	CMD1	CMD0
After Reset	1	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	CMD0	Combination mode select bit (1, 2)	Set to 01b (reset synchronous PWM mode) in	R/W
b1	CMD1	]	reset synchronous PWM mode.	R/W
b2	OLS0	Normal-phase output level select bit (in reset synchronous PWM mode or complementary PWM mode)	O: Initial output at high, active level is low     1: Initial output at low, active level is high	R/W
b3	OLS1	Counter-phase output level select bit (in reset synchronous PWM mode or complementary PWM mode)		R/W
b4	ADTRG	A/D trigger enable bit (in complementary PWM mode)	Disabled in reset synchronous PWM mode.	R/W
b5	ADEG	A/D trigger edge select bit (in complementary PWM mode)		R/W
b6	STCLK	External clock input select bit	External clock input disabled     External clock input enabled	R/W
b7	PWM3	PWM3 mode select bit (3)	Disabled in reset synchronous PWM mode.	R/W

- 1. When bits CMD1 to CMD0 are set to 01b, 10b, or 11b, the MCU enters reset synchronous PWM mode or complementary PWM mode in spite of the setting of the TRDPMR register.
- 2. Set bits CMD1 to CMD0 when both the TSTART0 and TSTART1 bits are set to 0 (count stops).
- 3. When bits CMD1 to CMD0 are set to 00b (timer mode, PWM mode, or PWM3 mode), the setting of the PWM3 bit is enabled.

# 20.6.7 Timer RD Output Master Enable Register 1 (TRDOER1) in Reset Synchronous PWM Mode

Address 013Bh Bit b7 b6 b5 b4 b3 b2 b1 b0 EC1 ED0 EC0 EB0 ED1 EB1 EA1 EA0 Symbol After Reset

Bit	Symbol	Bit Name	Function	R/W
b0	EA0	TRDIOA0 output disable bit	Set to 1 (TRDIOA0 pin is used as a programmable I/O port) in reset synchronous PWM mode.	R/W
b1	EB0	TRDIOB0 output disable bit	0: Output enabled 1: Output disabled (TRDIOB0 pin is used as a programmable I/O port)	R/W
b2	EC0	TRDIOC0 output disable bit	0: Output enabled 1: Output disabled (TRDIOC0 pin is used as a programmable I/O port)	R/W
b3	ED0	TRDIOD0 output disable bit	0: Output enabled 1: Output disabled (TRDIOD0 pin is used as a programmable I/O port)	R/W
b4	EA1	TRDIOA1 output disable bit	0: Output enabled 1: Output disabled (TRDIOA1 pin is used as a programmable I/O port)	R/W
b5	EB1	TRDIOB1 output disable bit	0: Output enabled 1: Output disabled (TRDIOB1 pin is used as a programmable I/O port)	R/W
b6	EC1	TRDIOC1 output disable bit	0: Output enabled 1: Output disabled (TRDIOC1 pin is used as a programmable I/O port)	R/W
b7	ED1	TRDIOD1 output disable bit	0: Output enabled 1: Output disabled (TRDIOD1 pin is used as a programmable I/O port)	R/W

# 20.6.8 Timer RD Output Master Enable Register 2 (TRDOER2) in Reset Synchronous PWM Mode

Address 013Ch

 Bit
 b7
 b6
 b5
 b4
 b3
 b2
 b1
 b0

 Symbol
 PTO
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 <td

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 1.	
b1	_			
b2	_			
b3	_			
b4	_			
b5	_			
b6	_			
b7	PTO	INTO of pulse output forced cutoff signal input enabled bit <sup>(1)</sup>	O: Pulse output forced cutoff input disabled  1: Pulse output forced cutoff input enabled  (All bits in the TRDOER1 register are set to 1  (output disabled) when a low-level signal is applied to the INTO pin.)	R/W

Note:

1. Refer to 20.2.4 Pulse Output Forced Cutoff.

## 20.6.9 Timer RD Control Register 0 (TRDCR0) in Reset Synchronous PWM Mode

Address	014011							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TCK2	TCK1	TCK0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TCK0	Count source select bit	b2 b1 b0	R/W
b1	TCK1		0 0 0: f1 0 0 1: f2	R/W
b2	TCK2		0 1 0: 12	R/W
			0 1 0.14	
			1 0 0: f32	
			1 0 1: TRDCLK input (1) or fC2 (2)	
			1 1 0: Do not set.	
<u></u>			1 1 1: Do not set.	
b3	CKEG0	External clock edge select bit (3)	0 0: Count at the rising edge	R/W
b4	CKEG1		0 1: Count at the falling edge	R/W
			1 0: Count at the family edge	
			1 1: Do not set.	
b.E	CCLR0	TDD0 sounter clear colect hit		R/W
b5		TRD0 counter clear select bit	Set to 001b (TRD0 register cleared at compare match	
b6	CCLR1		with TRDGRA0 register) in reset synchronous PWM	R/W
b7	CCLR2		mode.	R/W

#### Notes:

- 1. Enabled when the ITCLKi bit in the TRDECR register is set to 0 (TRDCLK input) and the STCLK bit in the TRDFCR register is 1 (external clock input enabled).
- 2. Enabled when the ITCLKi bit in the TRDECR register is set to 1 (fC2) in timer mode.
- 3. Enabled when bits TCK2 to TCK0 are set to 101b (TRDCLK input or fC2), the ITCLKi bit in the TRDECR is set to 0 (TRDCLK input), and the STCLK bit in the TRDFCR register is set to 1 (external clock input enabled).

The TRDCR1 register is not used in reset synchronous PWM mode.

# 20.6.10 Timer RD Status Register i (TRDSRi) (i = 0 or 1) in Reset Synchronous PWM Mode

Address 0143h (TRDSR0), 0153h (TRDSR1)

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_	UDF	OVF	IMFD	IMFC	IMFB	IMFA	]
After Reset	1	1	1	0	0	0	0	0	TRDSR0 register
After Reset	1	1	0	0	0	0	0	0	TRDSR1 register

Bit	Symbol	Bit Name	Function	R/W
b0	IMFA	Input-capture/compare-match flag A	[Condition for setting this bit to 0]	R/W
			Write 0 after reading. (2)	
			[Condition for setting this bit to 1]	
			When the TRDi register value matches	
			the TRDGRAi register value.	
b1	IMFB	Input-capture/compare-match flag B	[Condition for setting this bit to 0]	R/W
			Write 0 after reading. (2)	
			[Condition for setting this bit to 1]	
			When the TRDi register value matches	
			the TRDGRBi register value.	
b2	IMFC	Input-capture/compare-match flag C	[Condition for setting this bit to 0]	R/W
			Write 0 after reading. (2)	
			[Condition for setting this bit to 1]	
			When the TRDi register value matches	
			the TRDGRCi register value (3).	
b3	IMFD	Input-capture/compare-match flag D	[Condition for setting this bit to 0]	R/W
			Write 0 after reading. (2)	
			[Condition for setting this bit to 1]	
			When the TRDi register value matches	
			the TRDGRDi register value (3).	
b4	OVF	Overflow flag	[Condition for setting this bit to 0]	R/W
			Write 0 after reading (2)	
			[Condition for setting this bit to 1]	
			When the TRDi register overflows.	
b5	UDF	Underflow flag (1)	This bit is disabled in reset synchronous PWM	R/W
			mode.	
b6	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 1.	_
b7		]		

- 1. Nothing is assigned to b5 in the TRDSR0 register. If necessary, write 0 to b5. When read, the content is 1.
- 2. The results of writing to these bits are as follows:
  - The bit is set to 0 when it is first read as 1 and then 0 is written to it.
  - The bit remains unchanged even if it is first read as 0 and then 0 is written to it because its previous value is retained. (The bit's value remains 1 even if it is set to 1 from 0 after being read as 0 and having 0 written to it because its previous value is retained.)
  - The bit's value remains unchanged if 1 is written to it.
- 3. Including when the BFji bit in the TRDMR register is set to 1 (TRDGRji is used as a buffer register).

# 20.6.11 Timer RD Interrupt Enable Register i (TRDIERi) (i = 0 or 1) in Reset Synchronous PWM Mode

Address 0144h (TRDIER0), 0154h (TRDIER1)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	OVIE	IMIED	IMIEC	IMIEB	IMIEA
After Reset	1	1	1	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	IMIEA	Input-capture/compare-match interrupt enable bit A	0: Interrupt (IMIA) by IMFA bit disabled 1: Interrupt (IMIA) by IMFA bit enabled	R/W
b1	IMIEB		0: Interrupt (IMIB) by IMFB bit disabled 1: Interrupt (IMIB) by IMFB bit enabled	R/W
b2	IMIEC	Input-capture/compare-match interrupt enable bit C	O: Interrupt (IMIC) by IMFC bit disabled     Interrupt (IMIC) by IMFC bit enabled	R/W
b3	IMIED		O: Interrupt (IMID) by IMFD bit disabled     Interrupt (IMID) by the IMFD bit enabled	R/W
b4	OVIE	Overflow/underflow interrupt enable bit	O: Interrupt (OVI) by OVF bit disabled     Interrupt (OVI) by OVF bit enabled	R/W
b5	_	Nothing is assigned. If necessary, set to	0. When read, the content is 1.	_
b6	_			
b7	_			

### 20.6.12 Timer RD Counter 0 (TRD0) in Reset Synchronous PWM Mode

Address 0147h to 0146h

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_	_	_	_	_	_	_	ĺ
After Reset	0	0	0	0	0	0	0	0	•
Bit	b15	b14	b13	b12	b11	b10	b9	b8	
Symbol	_	_		_	_			_	1
After Reset	0	0	0	0	0	0	0	0	•


Bit	Function	Setting Range	R/W
b15 to b0	A count source is counted. Count operation is increment.	0000h to FFFFh	R/W
	When an overflow occurs, the OVF bit in the TRDSR0 register is set to 1.		

Access the TRD0 register in 16-bit units. Do not access it in 8-bit units.

The TRD1 register is not used in reset synchronous PWM mode.

# 20.6.13 Timer RD General Registers Ai, Bi, Ci, and Di (TRDGRAi, TRDGRBi, TRDGRCi, TRDGRDi) (i = 0 or 1) in Reset Synchronous PWM Mode

Address 0149h to 0148h (TRDGRA0), 014Bh to 014Ah (TRDGRB0), 014Dh to 014Ch (TRDGRC0), 014Fh to 014Eh (TRDGRD0), 0159h to 0158h (TRDGRA1), 015Bh to 015Ah (TRDGRB1), 015Dh to 015Ch (TRDGRC1), 015Fh to 015Eh (TRDGRD1)



Bit	Function	R/W
b15 to b0	Refer to Table 20.12 TRDGRji Register Functions in Reset Synchronous PWM Mode	R/W

Access registers TRDGRAi to TRDGRDi in 16-bit units. Do not access them in 8-bit units.

The following registers are disabled in reset synchronous PWM mode:

TRDPMR, TRDOCR, TRDDF0, TRDDF1, TRDIORA0, TRDIORC0, TRDPOCR0, TRDIORA1, TRDIORC1, and TRDPOCR1.

Table 20.12 TRDGRji Register Functions in Reset Synchronous PWM Mode

Register	Setting	Register Function	PWM Output Pin
TRDGRA0	_	General register. Set the PWM period.	(Output inverted every PWM
			period and TRDIOC0 pin)
TRDGRB0	_	General register. Set the changing point of	TRDIOB0
		PWM1 output.	TRDIOD0
TRDGRC0	BFC0 = 0	(These registers are not used in reset	_
TRDGRD0	BFD0 = 0	synchronous PWM mode.)	
TRDGRA1	_	General register. Set the changing point of	TRDIOA1
		PWM2 output.	TRDIOC1
TRDGRB1	_	General register. Set the changing point of	TRDIOB1
		PWM3 output.	TRDIOD1
TRDGRC1	BFC1 = 0	(These points are not used in reset	_
TRDGRD1	BFD1 = 0	synchronous PWM mode.)	
TRDGRC0	BFC0 = 1	Buffer register. Set the next PWM period.	(Output inverted every PWM
		(Refer to 20.2.2 Buffer Operation.)	period and TRDIOC0 pin)
TRDGRD0	BFD0 = 1	Buffer register. Set the changing point of	TRDIOB0
		the next PWM1 output.	TRDIOD0
		(Refer to 20.2.2 Buffer Operation.)	
TRDGRC1	BFC1 = 1	Buffer register. Set the changing point of	TRDIOA1
		the next PWM2 output.	TRDIOC1
		(Refer to 20.2.2 Buffer Operation.)	
TRDGRD1	BFD1 = 1	Buffer register. Set the changing point of	TRDIOB1
		the next PWM3 output.	TRDIOD1
		(Refer to 20.2.2 Buffer Operation.)	

BFC0, BFD0, BFC1, BFD1: Bits in TRDMR register

## 20.6.14 Timer RD Pin Select Register 0 (TRDPSR0)

Address	0184h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TRDIOD0SEL1	TRDIOD0SEL0	TRDIOC0SEL1	TRDIOC0SEL0	TRDIOB0SEL1	TRDIOB0SEL0	TRDIOA0SEL1	TRDIOA0SEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0 b1	TRDIOA0SEL0 TRDIOA0SEL1	TRDIOA0/TRDCLK pin select bit	b1 b0 0 0: TRDIOA0/TRDCLK pin not used 0 1: P6_0 assigned 1 0: P10_0 assigned 1 1: Do not set.	R/W R/W
b2 b3	TRDIOB0SEL0 TRDIOB0SEL1	TRDIOB0 pin select bit	b3 b2 0 0: TRDIOB0 pin not used 0 1: P6_1 assigned 1 0: P10_1 assigned 1 1: Do not set.	R/W R/W
b4 b5	TRDIOCOSELO TRDIOCOSEL1	TRDIOC0 pin select bit	b5 b4 0 0: TRDIOC0 pin not used 0 1: P6_2 assigned 1 0: P10_2 assigned 1 1: Do not set.	R/W R/W
b6 b7	TRDIOD0SEL0 TRDIOD0SEL1	TRDIOD0 pin select bit	b7 b6 0 0: TRDIOC0 pin not used 0 1: P6_3 assigned 1 0: P10_3 assigned 1 1: Do not set.	R/W R/W

The TRDPSR0 register selects which pin is assigned as the timer RD input/output. To use the I/O pins for timer RD, set this register.

Set the TRDPSR0 register before setting the timer RD associated registers. Also, do not change the setting value of this register during timer RD operation.

## 20.6.15 Timer RD Pin Select Register 1 (TRDPSR1)


Address	0185h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TRDIOD1SEL1	TRDIOD1SEL0	TRDIOC1SEL1	TRDIOC1SEL0	TRDIOB1SEL1	TRDIOB1SEL0	TRDIOA1SEL1	TRDIOA1SEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0 b1	TRDIOA1SEL0 TRDIOA1SEL1	TRDIOA1 pin select bit	0 0: TRDIOA1 pin not used 0 1: P6_4 assigned 1 0: P10_4 assigned 1 1: Do not set.	R/W R/W
b2 b3	TRDIOB1SEL0 TRDIOB1SEL1	TRDIOB1 pin select bit	b3 b2 0 0: TRDIOB1 pin not used 0 1: P6_5 assigned 1 0: P10_5 assigned 1 1: Do not set.	R/W R/W
b4 b5	TRDIOC1SEL0 TRDIOC1SEL1	TRDIOC1 pin select bit	b5 b4 0 0: TRDIOC1 pin not used 0 1: P6_6 assigned 1 0: P10_6 assigned 1 1: Do not set.	R/W R/W
b6 b7	TRDIOD1SEL0 TRDIOD1SEL1	TRDIOD1 pin select bit	b7 b6 0 0: TRDIOC1 pin not used 0 1: P6_7 assigned 1 0: P10_7 assigned 1 1: Do not set.	R/W R/W

The TRDPSR1 register selects which pin is assigned as the timer RD input/output. To use the I/O pins for timer RD, set this register.

Set the TRDPSR1 register before setting the timer RD associated registers. Also, do not change the setting value of this register during timer RD operation.

## 20.6.16 Operating Example



## 20.6.17 A/D Trigger Generation

A compare match signal with registers TRDi (i = 0 or 1) and TRDGRji (j = A, B, C, or D) can be used as the conversion start trigger of the A/D converter.

The TRDADCR register is used to select which compare match is used.

### 20.7 Complementary PWM Mode

In this mode, three normal-phases and three counter-phases of the PWM waveform are output with the same period (three-phase, triangular wave modulation, and with dead time).

Figure 20.19 shows a Block Diagram of Complementary PWM Mode, and Table 20.13 lists the Complementary PWM Mode Specifications. Figure 20.20 shows the Output Model in Complementary PWM Mode, and Figure 20.21 shows an Operating Example in Complementary PWM Mode.




Figure 20.19 Block Diagram of Complementary PWM Mode

Table 20.13 Complementary PWM Mode Specifications

Item	Specification
Count sources	f1, f2, f4, f8, f32, or
	external signal input to the TRDCLK pin (active edge selectable by a program)
	Set bits TCK2 to TCK0 in the TRDCR1 register to the same value (same count
	source) as bits TCK2 to TCK0 in the TRDCR0 register.
Count operations	Increment or decrement
Count operations	Registers TRD0 and TRD1 are decremented by the compare match with registers
	TRD0 and TRDGRA0 during increment operation. The TRD1 register value is
	changed from 0000h to FFFFh during decrement operation, and registers TRD0 and
	TRD1 are incremented.
DVA/A 4	
PWM operations	PWM period: $1/fk \times (m+2-p) \times 2^{(1)}$
	Dead time: p
	Active level width of normal-phase: $1/fk \times (m-n-p+1) \times 2$
	Active level width of counter-phase: $1/fk \times (n+1-p) \times 2$
	fk: Frequency of count source
	m: Value set in TRDGRA0 register
	n: Value set in TRDGRB0 register (PWM1 output)
	Value set in TRDGRA1 register (PWM2 output)
	Value set in TRDGRB1 register (PWM3 output)
	p: Value set in TRD0 register
	<del>                                    </del>
	<u> </u>
	Normal-phase
	Normarphase
	Counter-phase
	n+1-p p m-p-n+1 (Active level is low)
Count start condition	1 (count starts) is written to bits TSTART0 and TSTART1 in the TRDSTR register.
Count stop conditions	0 (count stops) is written to bits TSTART0 and TSTART1 in the TRDSTR register
Count stop conditions	when the CSEL0 bit in the TRDSTR register is set to 1.
	(The PWM output pin holds the output level before the count stops.)
Intermedian	
Interrupt request generation	Compare match (The contents of the TRDi register and the TRDGRji register
timing	match.)
	TRD1 register underflow
TRDIOA0 pin function	Programmable I/O port or TRDCLK (external clock) input
TRDIOB0 pin function	PWM1 output normal-phase output
TRDIOD0 pin function	PWM1 output counter-phase output
TRDIOA1 pin function	PWM2 output normal-phase output
TRDIOC1 pin function	PWM2 output counter-phase output
	· · · · · · · · · · · · · · · · · · ·
TRDIOB1 pin function	PWM3 output normal-phase output
TRDIOD1 pin function	PWM3 output counter-phase output
TRDIOC0 pin function	Output inverted every 1/2 period of PWM
	Programmable I/O port, pulse output forced cutoff signal input or INTO interrupt input
INT0 pin function	Triogrammable 70 port, pulse output forced cuton signal input of intro interrupt input
Read from timer	The count value can be read by reading the TRDi register.
Read from timer Write to timer	The count value can be read by reading the TRDi register.  The value can be written to the TRDi register.
Read from timer	The count value can be read by reading the TRDi register.  The value can be written to the TRDi register.  • Pulse output forced cutoff signal input (Refer to 20.2.4 Pulse Output Forced
Read from timer Write to timer	The count value can be read by reading the TRDi register.  The value can be written to the TRDi register.  • Pulse output forced cutoff signal input (Refer to 20.2.4 Pulse Output Forced Cutoff.)
Read from timer Write to timer	The count value can be read by reading the TRDi register.  The value can be written to the TRDi register.  • Pulse output forced cutoff signal input (Refer to 20.2.4 Pulse Output Forced Cutoff.)  • The normal-phase and counter-phase active level and initial output level can
Read from timer Write to timer	The count value can be read by reading the TRDi register.  The value can be written to the TRDi register.  • Pulse output forced cutoff signal input (Refer to 20.2.4 Pulse Output Forced Cutoff.)  • The normal-phase and counter-phase active level and initial output level can selected individually.
Read from timer Write to timer	The count value can be read by reading the TRDi register.  The value can be written to the TRDi register.  • Pulse output forced cutoff signal input (Refer to 20.2.4 Pulse Output Forced Cutoff.)  • The normal-phase and counter-phase active level and initial output level can

i = 0 or 1, j = either A, B, C, or D

Note:

1. After a count starts, the PWM period is fixed.

#### 20.7.1 **Module Standby Control Register (MSTCR)**

Address 0008h

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	MSTTRG	MSTTRC	MSTTRD	MSTIIC	_	_	_	1
After Reset	0	0	0	0	0	0	0	0	-

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_
b1	_			
b2	_			
b3	MSTIIC	SSU, I <sup>2</sup> C bus standby bit	0: Active	R/W
			1: Standby (1)	
b4	MSTTRD	Timer RD standby bit	0: Active	R/W
			1: Standby (2, 3)	
b5	MSTTRC	Timer RC standby bit	0: Active	R/W
			1: Standby (4)	
b6	MSTTRG	Timer RG standby bit	0: Active	R/W
			1: Standby (5)	
b7	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_

### Notes:

- 1. When the MSTIIC bit is set to 1 (standby), any access to the SSU or the I2C bus associated registers (addresses 0193h to 019Dh) is disabled.
- 2. When the MSTTRD bit is set to 1 (standby), any access to the timer RD associated registers (addresses 0135h to 015Fh) is disabled.
- 3. To set the MSTTRD bit to 1 (standby), set bits TCK2 to TCK0 in the TRDCRi (i = 0 or 1) register to 000b (f1).
- 4. When the MSTTRC bit is set to 1 (standby), any access to the timer RC associated registers (addresses 0120h to 0133h) is disabled.
- 5. When the MSTTRG bit is set to 1 (standby), any access to the timer RC associated registers (addresses 0170h to 017Fh) is disabled.

#### 20.7.2 **Timer RD Control Expansion Register (TRDECR)**

Address 0135h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	ITCLK1	_	_	_	ITCLK0	_	_	_
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessary,	set to 0. When read, the content is 0.	_
b1	<u> </u>			
b2	_			
b3	ITCLK0	Timer RD0 fC2 select bit	0: TRDCLK input selected	R/W
			1: fC2 selected (1)	
b4	_	Nothing is assigned. If necessary,	set to 0. When read, the content is 0.	_
b5	_			
b6	_			
b7	ITCLK1	Timer RD1 fC2 select bit	0: TRDCLK input selected	R/W
			1: fC2 selected (1)	

1. Enabled when in timer mode.

## 20.7.3 Timer RD Trigger Control Register (TRDADCR)

Address	Address 0136h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	ADTRGD1E	ADTRGC1E	ADTRGB1E	ADTRGA1E	ADTRGD0E	ADTRGC0E	ADTRGB0E	ADTRGA0E
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	ADTRGA0E	A/D trigger A0 enable bit	A/D trigger disabled     A/D trigger generated at compare match with registers TRD0 and TRDGRA0	R/W
b1	ADTRGB0E	A/D trigger B0 enable bit	A/D trigger disabled     A/D trigger generated at compare match with registers TRD0 and TRDGRB0	R/W
b2	ADTRGC0E	A/D trigger C0 enable bit	O: A/D trigger disabled     1: A/D trigger generated at compare match with registers TRD0 and TRDGRC0	R/W
b3	ADTRGD0E	A/D trigger D0 enable bit	A/D trigger disabled     A/D trigger generated at compare match with registers TRD0 and TRDGRD0	R/W
b4	ADTRGA1E	A/D trigger A1 enable bit	O: A/D trigger disabled     1: A/D trigger generated at compare match with registers TRD1 and TRDGRA1	R/W
b5	ADTRGB1E	A/D trigger B1 enable bit	A/D trigger disabled     A/D trigger generated at compare match with registers TRD1 and TRDGRB1	R/W
b6	ADTRGC1E	A/D trigger C1 enable bit	A/D trigger disabled     A/D trigger generated at compare match with registers TRD1 and TRDGRC1	R/W
b7	ADTRGD1E	A/D trigger D1 enable bit	O: A/D trigger disabled     1: A/D trigger generated at compare match with registers TRD1 and TRDGRD1	R/W

## 20.7.4 Timer RD Start Register (TRDSTR) in Complementary PWM Mode

Address	013/h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_		_	CSEL1	CSEL0	TSTART1	TSTART0
After Reset	1	1	1	1	1	1	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TSTART0	TRD0 count start flag (3)	0: Count stops (1) 1: Count starts	R/W
b1	TSTART1	TRD1 count start flag (4)	0: Count stops (2) 1: Count starts	R/W
b2	CSEL0	TRD0 count operation select bit	O: Count stops at compare match with the TRDGRA0 register     Count continues after compare match with the TRDGRA0 register	R/W
b3	CSEL1	TRD1 count operation select bit	O: Count stops at compare match with the TRDGRA1 register     Count continues after compare match with the TRDGRA1 register	R/W
b4	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 1.	_
b5	_			
b6	_			
b7	_			

### Notes:

- 1. When the CSEL0 bit is set to 1, write 0 to the TSTART0 bit.
- 2. When the CSEL1 bit is set to 1, write 0 to the TSTART1 bit.
- 3. When the CSEL0 bit is set to 0 and the compare match signal (TRDIOA0) is generated, this bit is set to 0 (count stops).
- 4. When the CSEL1 bit is set to 0 and the compare match signal (TRDIOA1) is generated, this bit is set to 0 (count stops).

Set the TRDSTR register using the MOV instruction (do not use the bit handling instruction). Refer to **20.10.1 TRDSTR Register** for Notes on Timer RD.

## 20.7.5 Timer RD Mode Register (TRDMR) in Complementary PWM Mode

Address 0138h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	BFD1	BFC1	BFD0	BFC0	_	_	_	SYNC
After Reset	0	0	0	0	1	1	1	0

Bit	Symbol	Bit Name	Function	R/W
b0	SYNC	Timer RD synchronous bit	Set to 0 (registers TRD0 and TRD1 operate	R/W
			independently) in complementary PWM mode.	
b1	_	Nothing is assigned. If necessary, s	et to 0. When read, the content is 1.	_
b2	_			
b3	_			
b4	BFC0	TRDGRC0 register function	Set to 0 (general register) in complementary PWM	R/W
		select bit	mode.	
b5	BFD0	TRDGRD0 register function	0: General register	R/W
		select bit	1: Buffer register of TRDGRB0 register	
b6	BFC1	TRDGRC1 register function	0: General register	R/W
		select bit	1: Buffer register of TRDGRA1 register	
b7	BFD1	TRDGRD1 register function	0: General register	R/W
		select bit	1: Buffer register of TRDGRB1 register	

## 20.7.6 Timer RD Function Control Register (TRDFCR) in Complementary PWM Mode

Address 013Ah

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	PWM3	STCLK	ADEG	ADTRG	OLS1	OLS0	CMD1	CMD0
After Reset	1	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0 b1	CMD0 CMD1	Combination mode select bit (1, 2)	b1 b0 1 0: Complementary PWM mode (transfer from the buffer register to the general register at TRD1 register underflow) 1 1: Complementary PWM mode (transfer from the buffer register to the general register at compare match with registers TRD0 and TRDGRA0.) Other than above: Do not set.	R/W R/W
b2	OLS0	Normal-phase output level select bit (in reset synchronous PWM mode or complementary PWM mode)	O: Initial output at high, active level is low     1: Initial output at low, active level is high	R/W
b3	OLS1	Counter-phase output level select bit (in reset synchronous PWM mode or complementary PWM mode)	O: Initial output at high, active level is low     1: Initial output at low, active level is high	R/W
b4	ADTRG	A/D trigger enable bit (in complementary PWM mode)	0: A/D trigger disabled 1: A/D trigger enabled (3)	R/W
b5	ADEG	A/D trigger edge select bit (in complementary PWM mode)	O: A/D trigger is generated at compare match between registers TRD0 and TRDGRA0     1: A/D trigger is generated at underflow in the TRD1 register	R/W
b6	STCLK	External clock input select bit	0: External clock input disabled 1: External clock input enabled	R/W
b7	PWM3	PWM3 mode select bit (4)	Disabled in complementary PWM mode.	R/W

- 1. When setting bits CMD1 to CMD0 to 10b or 11b, the MCU enters complementary PWM mode in spite of the setting of the TRDPMR register.
- 2. Set bits CMD1 to CMD0 when both the TSTART0 and TSTART1 bits in the TRDSTR register are set to 0 (count stops).
- 3. Set the ADCAP bit in the ADCON0 register to 1 (start by timer RD).
- 4. When bits CMD1 to CMD0 are set to 00b (timer mode, PWM mode, or PWM3 mode), the setting of the PWM3 bit is enabled.

# 20.7.7 Timer RD Output Master Enable Register 1 (TRDOER1) in Complementary PWM Mode

Address 013Bh Bit b7 b6 b5 b4 b3 b2 b1 b0 EC1 ED0 EB0 Symbol ED1 EB1 EA1 EC0 EA0 After Reset

Bit	Symbol	Bit Name	Function	R/W
b0	EA0	TRDIOA0 output disable bit	Set to 1 (TRDIOA0 pin is used as a programmable I/O port) in complementary PWM mode.	R/W
b1	EB0	TRDIOB0 output disable bit	O: Output enabled     Output disabled (TRDIOB0 pin is used as a programmable I/O port)	R/W
b2	EC0	TRDIOC0 output disable bit	O: Output enabled     Output disabled (TRDIOC0 pin is used as a programmable I/O port)	R/W
b3	ED0	TRDIOD0 output disable bit	O: Output enabled     Coutput disabled (TRDIOD0 pin is used as a programmable I/O port)	R/W
b4	EA1	TRDIOA1 output disable bit	O: Output enabled     Coutput disabled (TRDIOA1 pin is used as a programmable I/O port)	R/W
b5	EB1	TRDIOB1 output disable bit	O: Output enabled     Coutput disabled (TRDIOB1 pin is used as a programmable I/O port)	R/W
b6	EC1	TRDIOC1 output disable bit	0: Output enabled 1: Output disabled (TRDIOC1 pin is used as a programmable I/O port)	R/W
b7	ED1	TRDIOD1 output disable bit	0: Output enabled 1: Output disabled (TRDIOD1 pin is used as a programmable I/O port)	R/W

# 20.7.8 Timer RD Output Master Enable Register 2 (TRDOER2) in Complementary PWM Mode

Address 013Ch

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	PTO	_	_	_	_	_	_	_	
After Reset	0	1	1	1	1	1	1	1	•

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessary, se	t to 0. When read, the content is 1.	_
b1	_			
b2	_			
b3	_			
b4	_			
b5	_			
b6	_			
b7	PTO	INTO of pulse output forced cutoff signal input enabled bit <sup>(1)</sup>	0: Pulse output forced cutoff input disabled 1: Pulse output forced cutoff input enabled (All bits in the TRDOER1 register are set to 1 (output disabled) when a low-level signal is applied to the INTO pin.)	R/W

Note:

1. Refer to 20.2.4 Pulse Output Forced Cutoff.

## 20.7.9 Timer RD Control Register i (TRDCRi) (i = 0 or 1) in Complementary PWM Mode

Address 0140h (TRDCR0), 0150h (TRDCR1)

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TCK2	TCK1	TCK0	
After Reset	0	0	0	0	0	0	0	0	

Bit	Symbol	Bit Name	Function	R/W
b0	TCK0	Count source select bit (3)	b2 b1 b0 0 0 0; f1	R/W
b1	TCK1		0 0 0.11	R/W
b2	TCK2		0 1 0: f4	R/W
			0 1 1: f8	
			1 0 0: f32	
			1 0 1: TRDCLK input (1) or fC2 (2)	
			1 1 0: Do not set.	
			1 1 1: Do not set.	
b3	CKEG0	External clock edge select bit (3, 4)	b4 b3 0 0: Count at the rising edge	R/W
b4	CKEG1		0 1: Count at the falling edge	R/W
			1 0: Count at both edges	
			1 1: Do not set.	
b5	CCLR0	TRDi counter clear select bit	Set to 000b (clear disabled (free-running operation))	R/W
b6	CCLR1	1	in complementary PWM mode.	R/W
b7	CCLR2	1		R/W

- 1. Enabled when the ITCLKi bit in the TRDECR register is set to 0 (TRDCLK input) and the STCLK bit in the TRDFCR register is 1 (external clock input enabled).
- 2. Enabled when the ITCLKi bit in the TRDECR register is set to 1 (fC2) in timer mode.
- 3. Set bits TCK2 to TCK0 and bits CKEG1 to CKEG0 in registers TRDCR0 and TRDCR1 to the same values.
- 4. Enabled when bits TCK2 to TCK0 are set to 101b (TRDCLK input or fC2), the ITCLKi bit in the TRDECR is set to 0 (TRDCLK input), and the STCLK bit in the TRDFCR register is set to 1 (external clock input enabled).

## 20.7.10 Timer RD Status Register i (TRDSRi) (i = 0 or 1) in Complementary PWM Mode

Address 0143h (TRDSR0), 0153h (TRDSR1)

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_	UDF	OVF	IMFD	IMFC	IMFB	IMFA	7
After Reset	1	1	1	0	0	0	0	0	TRDSR0 register
After Reset	1	1	0	0	0	0	0	0	TRDSR1 register

Bit	Symbol	Bit Name	Function	R/W
b0	IMFA	Input-capture/compare-match flag A	[Condition for setting this bit to 0]	R/W
			Write 0 after reading. (2)	
			[Condition for setting this bit to 1]	
			When the TRDi register value matches the	
			TRDGRAi register value.	
b1	IMFB	Input-capture/compare-match flag B	[Condition for setting this bit to 0]	R/W
			Write 0 after reading. (2)	
			[Condition for setting this bit to 1]	
			When the TRDi register value matches the	
			TRDGRBi register value.	
b2	IMFC	Input-capture/compare-match flag C	[Condition for setting this bit to 0]	R/W
			Write 0 after reading. (2)	
			[Condition for setting this bit to 1]	
			When the TRDi register value matches the	
			TRDGRCi register value (3).	
b3	IMFD	Input-capture/compare-match flag D	[Condition for setting this bit to 0]	R/W
			Write 0 after reading. (2)	
			[Condition for setting this bit to 1]	
			When the TRDi register value matches	
			the TRDGRDi register value (3).	
b4	OVF	Overflow flag	[Condition for setting this bit to 0]	R/W
			Write 0 after reading. (2)	
			[Condition for setting this bit to 1]	
			When the TRDi register overflows.	
b5	UDF	Underflow flag (1)	[Condition for setting this bit to 0]	R/W
			Write 0 after reading. (2)	
			[Condition for setting this bit to 1]	
			When the TRD1 register underflows.	
b6	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 1.	
b7	_	]		

- 1. Nothing is assigned to b5 in the TRDSR0 register. If necessary, write 0 to b5. When read, the content is 1.
- 2. The results of writing to these bits are as follows:
  - The bit is set to 0 when it is first read as 1 and then 0 is written to it.
  - The bit remains unchanged even if it is first read as 0 and then 0 is written to it because its previous value is retained. (The bit's value remains 1 even if it is set to 1 from 0 after being read as 0 and having 0 written to it because its previous value is retained.)
  - The bit's value remains unchanged if 1 is written to it.
- 3. Including when the BFji bit in the TRDMR register is set to 1 (TRDGRji is used as a buffer register).

# 20.7.11 Timer RD Interrupt Enable Register i (TRDIERi) (i = 0 or 1) in Complementary PWM Mode

Address 0144h (TRDIER0), 0154h (TRDIER1)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	OVIE	IMIED	IMIEC	IMIEB	IMIEA
After Reset	1	1	1	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	IMIEA	Input-capture/compare-match interrupt		R/W
		enable bit A	1: Interrupt (IMIA) by IMFA bit enabled	
b1	IMIEB	Input-capture/compare-match interrupt		R/W
			1: Interrupt (IMIB) by IMFB bit enabled	
b2	IMIEC		0: Interrupt (IMIC) by IMFC bit disabled	R/W
		enable bit C	1: Interrupt (IMIC) by IMFC bit enabled	
b3	IMIED		0: Interrupt (IMID) by IMFD bit disabled	R/W
		enable bit D	1: Interrupt (IMID) by the IMFD bit enabled	
b4	OVIE	Overflow/underflow interrupt	0: Interrupt (OVI) by OVF bit disabled	R/W
		enable bit	1: Interrupt (OVI) by OVF bit enabled	
b5	_	Nothing is assigned. If necessary, set to	0. When read, the content is 1.	_
b6	_			
b7	_			

## 20.7.12 Timer RD Counter 0 (TRD0) in Complementary PWM Mode

Address 0147h to 0146h

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_	_	_	_		_	_	İ
After Reset	0	0	0	0	0	0	0	0	•
Bit	b15	b14	b13	b12	b11	b10	b9	b8	
Symbol	_	_	_	_	_	_	_	_	1
After Reset	0	0	0	0	0	0	0	0	•

Bit	Function	Setting Range	R/W
b15 to b0	Set the dead time.	0000h to FFFFh	R/W
	A count source is counted. Count operation is increment or decrement.		
	When an overflow occurs, the OVF bit in the TRDSR0 register is set to 1.		

Access the TRD0 register in 16-bit units. Do not access it in 8-bit units.

### 20.7.13 Timer RD Counter 1 (TRD1) in Complementary PWM Mode


Address (	0157h to 0	)156h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_	_	_	_	_	_	_	
After Reset	0	0	0	0	0	0	0	0	
Bit	b15	b14	b13	b12	b11	b10	b9	b8	
Symbol	_	_	_	_	_	_	_	_	1
After Reset	0	0	0	0	0	0	0	0	•

Bit	Function	Setting Range	R/W
b15 to b0	Set 0000h.	0000h to FFFFh	R/W
	A count source is counted. Count operation is increment or decrement.		
	When an underflow occurs, the UDF bit in the TRDSR1 register is set to 1.		

Access the TRD1 register in 16-bit units. Do not access it in 8-bit units.

## 20.7.14 Timer RD General Registers Ai, Bi, C1, and Di (TRDGRAi, TRDGRBi, TRDGRC1, TRDGRDi) (i = 0 or 1) in Complementary PWM Mode

Address 0149h to 0148h (TRDGRA0), 014Bh to 014Ah (TRDGRB0), 014Fh to 014Eh (TRDGRD0), 0159h to 0158h (TRDGRA1), 015Bh to 015Ah (TRDGRB1),



Bi	Function	R/W
b15 to	b0 Refer to Table 20.14 TRDGRji Register Functions in Complementary PWM Mode	R/W

Access registers TRDGRAi to TRDGRDi in 16-bit units. Do not access them in 8-bit units. The TRDGRC0 register is not used in complementary PWM mode.

The following registers are disabled in complementary PWM mode:

TRDPMR, TRDOCR, TRDDF0, TRDDF1, TRDIORA0, TRDIORC0, TRDPOCR0, TRDIORA1, TRDIORC1, and TRDPOCR1.

Table 20.14 TRDGRji Register Functions in Complementary PWM Mode

Register	Setting	Register Function	PWM Output Pin
TRDGRA0	_	General register. Set the PWM period at initialization. Setting range: TRD0 register setting value or above, FFFFh - TRD0 register setting value or below Do not write to this register when the TSTART0 and TSTART1 bits in the TRDSTR register are set to 1 (count starts).	(Output inverted every half period of TRDIOC0 pin)
TRDGRB0	_	General register. Set the changing point of PWM1 output at initialization.  Setting range: TRD0 register setting value or above, TRDGRA0 register - TRD0 register setting value or below  Do not write to this register when the TSTART0 and TSTART1 bits in the TRDSTR register are set to 1 (count starts).	TRDIOB0 TRDIOD0
TRDGRA1	-	General register. Set the changing point of PWM2 output at initialization.  Setting range: TRD0 register setting value or above, TRDGRA0 register - TRD0 register setting value or below  Do not write to this register when the TSTART0 and TSTART1 bits in the TRDSTR register are set to 1 (count starts).	TRDIOA1 TRDIOC1
TRDGRB1	-	General register. Set the changing point of PWM3 output at initialization.  Setting range: TRD0 register setting value or above, TRDGRA0 register - TRD0 register setting value or below  Do not write to this register when the TSTART0 and TSTART1 bits in the TRDSTR register are set to 1 (count starts).	TRDIOB1 TRDIOD1
TRDGRC0	-	This register is not used in complementary PWM mode.	_
TRDGRD0	BFD0 = 1	Buffer register. Set the changing point of next PWM1 output. (Refer to 20.2.2 Buffer Operation.) Setting range: TRD0 register setting value or above, TRDGRA0 register - TRD0 register setting value or below Set this register to the same value as the TRDGRB0 register for initialization.	TRDIOB0 TRDIOD0
TRDGRC1	BFC1 = 1	Buffer register. Set the changing point of next PWM2 output. (Refer to 20.2.2 Buffer Operation.)  Setting range: TRD0 register setting value or above, TRDGRA0 register - TRD0 register setting value or below  Set this register to the same value as the TRDGRA1 register for initialization.	TRDIOA1 TRDIOC1
TRDGRD1	BFD1 = 1	Buffer register. Set the changing point of next PWM3 output. (Refer to 20.2.2 Buffer Operation.) Setting range: TRD0 register setting value or above, TRDGRA0 register - TRD0 register setting value or below Set this register to the same value as the TRDGRB1 register for initialization.	TRDIOB1 TRDIOD1

BFD0, BFC1, BFD1: Bits in TRDMR register

Since values cannot be written to the TRDGRB0, TRDGRA1, or TRDGRB1 register directly after count operation starts (prohibited item), use the TRDGRD0, TRDGRC1, or TRDGRD1 register as a buffer register. However, to write data to the TRDGRD0, TRDGRC1, or TRDGRD1 register, set bits BFD0, BFC1, and BFD1 to 0 (general register). After this, bits BFD0, BFC1, and BFD1 may be set to 1 (buffer register).

# 20.7.15 Timer RD Pin Select Register 0 (TRDPSR0)

Address	0184h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TRDIOD0SEL1	TRDIOD0SEL0	TRDIOC0SEL1	TRDIOC0SEL0	TRDIOB0SEL1	TRDIOB0SEL0	TRDIOA0SEL1	TRDIOA0SEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0 b1	TRDIOA0SEL0 TRDIOA0SEL1	TRDIOA0/TRDCLK pin select bit	b1 b0 0 0: TRDIOA0/TRDCLK pin not used 0 1: P6_0 assigned 1 0: P10_0 assigned 1 1: Do not set.	R/W R/W
b2 b3	TRDIOB0SEL0 TRDIOB0SEL1	TRDIOB0 pin select bit	b3 b2 0 0: TRDIOB0 pin not used 0 1: P6_1 assigned 1 0: P10_1 assigned 1 1: Do not set.	R/W R/W
b4 b5	TRDIOCOSELO TRDIOCOSEL1	TRDIOC0 pin select bit	b5 b4 0 0: TRDIOC0 pin not used 0 1: P6_2 assigned 1 0: P10_2 assigned 1 1: Do not set.	R/W R/W
b6 b7	TRDIOD0SEL0 TRDIOD0SEL1	TRDIOD0 pin select bit	b7 b6 0 0: TRDIOC0 pin not used 0 1: P6_3 assigned 1 0: P10_3 assigned 1 1: Do not set.	R/W R/W

The TRDPSR0 register selects which pin is assigned as the timer RD input/output. To use the I/O pins for timer RD, set this register.

Set the TRDPSR0 register before setting the timer RD associated registers. Also, do not change the setting value of this register during timer RD operation.

# 20.7.16 Timer RD Pin Select Register 1 (TRDPSR1)

Address	0185h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TRDIOD1SEL1	TRDIOD1SEL0	TRDIOC1SEL1	TRDIOC1SEL0	TRDIOB1SEL1	TRDIOB1SEL0	TRDIOA1SEL1	TRDIOA1SEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0 b1	TRDIOA1SEL1	TRDIOA1 pin select bit	0 0: TRDIOA1 pin not used 0 1: P6_4 assigned 1 0: P10_4 assigned 1 1: Do not set.	R/W R/W
b2 b3	TRDIOB1SEL0 TRDIOB1SEL1	TRDIOB1 pin select bit	b3 b2 0 0: TRDIOB1 pin not used 0 1: P6_5 assigned 1 0: P10_5 assigned 1 1: Do not set.	R/W R/W
b4 b5	TRDIOC1SEL0 TRDIOC1SEL1	TRDIOC1 pin select bit	b5 b4 0 0: TRDIOC1 pin not used 0 1: P6_6 assigned 1 0: P10_6 assigned 1 1: Do not set.	R/W R/W
b6 b7	TRDIOD1SEL0 TRDIOD1SEL1	TRDIOD1 pin select bit	b7 b6 0 0: TRDIOC1 pin not used 0 1: P6_7 assigned 1 0: P10_7 assigned 1 1: Do not set.	R/W R/W

The TRDPSR1 register selects which pin is assigned as the timer RD input/output. To use the I/O pins for timer RD, set this register.

Set the TRDPSR1 register before setting the timer RD associated registers. Also, do not change the setting value of this register during timer RD operation.

# 20.7.17 Operating Example




Figure 20.20 Output Model in Complementary PWM Mode




Figure 20.21 Operating Example in Complementary PWM Mode

#### 20.7.18 Transfer Timing from Buffer Register

• Transfer from the TRDGRD0, TRDGRC1, or TRDGRD1 register to the TRDGRB0, TRDGRA1, or TRDGRB1 register.

When bits CMD1 to CMD0 in the TRDFCR register are set to 10b, the content is transferred when the TRD1 register underflows.

When bits CMD1 to CMD0 are set to 11b, the content is transferred at compare match between registers TRD0 and TRDGRA0.

### 20.7.19 A/D Trigger Generation

A compare match between registers TRD0 and TRDGRA0 and TRD1 underflow can be used as the conversion start trigger of the A/D converter. The trigger is selected by bits ADEG and ADTRG in the TRDFCR register. In addition, set bits ADCAP1 to ADCAP0 in the ADMOD register to 01b (start by timer RD).

#### 20.8 PWM3 Mode

In this mode, 2 PWM waveforms are output with the same period.

Figure 20.22 shows a Block Diagram of PWM3 Mode, and Table 20.15 lists the PWM3 Mode Specifications. Figure 20.23 shows an Operating Example in PWM3 Mode.




Figure 20.22 Block Diagram of PWM3 Mode

Table 20.15 PWM3 Mode Specifications

ltem	Specification
Count sources	f1, f2, f4, f8, or f32
Count operations	The TRD0 register is incremented (TRD1 register is not used).
PWM waveform	PWM period: 1/fk × (m+1) Active level width of TRDIOA0 output: 1/fk × (m-n) Active level width of TRDIOB0 output: 1/fk × (p-q) fk: Frequency of count source m: Value set in TRDGRA0 register n: Value set in TRDGRA1 register p: Value set in TRDGRB0 register q: Value set in TRDGRB1 register
Count start condition	(Active level is high)  1 (count starts) is written to the TSTART0 bit in the TRDSTR register.
Count stop conditions	<ul> <li>0 (count stops) is written to the TSTART0 bit in the TRDSTR register when the CSEL0 bit in the TRDSTR register is set to 1. The PWM output pin holds output level before the count stops</li> <li>When the CSEL0 bit in the TRDSTR register is set to 0, the count stops at compare match with the TRDGRA0 register. The PWM output pin holds the level after the output changes by the compare match.</li> </ul>
Interrupt request generation timing	Compare match (The contents of the TRDi register and the TRDGRji register match.)     TRD0 register overflow
TRDIOA0, TRDIOB0 pins function	PWM output
TRDIOC0, TRDIOD0, TRDIOA1 to TRDIOD1 pins function	Programmable I/O port
INTO pin function	Programmable I/O port, pulse output forced cutoff signal input, or INTO interrupt input
Read from timer	The count value can be read by reading the TRD0 register.
Write to timer	The value can be written to the TRD0 register.
Selectable functions	<ul> <li>Pulse output forced cutoff signal input (Refer to 20.2.4 Pulse Output Forced Cutoff.)</li> <li>Buffer operation (Refer to 20.2.2 Buffer Operation.)</li> <li>Active level selectable for each individual pin</li> <li>A/D trigger generation</li> </ul>

i = 0 or 1, j = either A, B, C, or D

### 20.8.1 Module Standby Control Register (MSTCR)

Address 0008h

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	MSTTRG	MSTTRC	MSTTRD	MSTIIC	_	_	_	
After Reset	0	0	0	0	0	0	0	0	•

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_
b1	_			
b2	_			
b3	MSTIIC	SSU, I <sup>2</sup> C bus standby bit	0: Active	R/W
			1: Standby (1)	
b4	MSTTRD	Timer RD standby bit	0: Active	R/W
			1: Standby (2, 3)	
b5	MSTTRC	Timer RC standby bit	0: Active	R/W
			1: Standby (4)	
b6	MSTTRG	Timer RG standby bit	0: Active	R/W
			1: Standby (5)	
b7	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_

#### Notes:

- 1. When the MSTIIC bit is set to 1 (standby), any access to the SSU or the I<sup>2</sup>C bus associated registers (addresses 0193h to 019Dh) is disabled.
- 2. When the MSTTRD bit is set to 1 (standby), any access to the timer RD associated registers (addresses 0135h to 015Fh) is disabled.
- 3. To set the MSTTRD bit to 1 (standby), set bits TCK2 to TCK0 in the TRDCRi (i = 0 or 1) register to 000b (f1).
- 4. When the MSTTRC bit is set to 1 (standby), any access to the timer RC associated registers (addresses 0120h to 0133h) is disabled.
- 5. When the MSTTRG bit is set to 1 (standby), any access to the timer RC associated registers (addresses 0170h to 017Fh) is disabled.

### 20.8.2 Timer RD Control Expansion Register (TRDECR)

Address 0135h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	ITCLK1	_	_	_	ITCLK0	_	_	_ [
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessary,	set to 0. When read, the content is 0.	_
b1	<u> </u>			
b2	_			
b3	ITCLK0	Timer RD0 fC2 select bit	0: TRDCLK input selected	R/W
			1: fC2 selected (1)	
b4	_	Nothing is assigned. If necessary,	set to 0. When read, the content is 0.	_
b5	_			
b6	_			
b7	ITCLK1	Timer RD1 fC2 select bit	0: TRDCLK input selected	R/W
			1: fC2 selected (1)	

Note:

1. Enabled when in timer mode.

# 20.8.3 Timer RD Trigger Control Register (TRDADCR)

Address	0136h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	ADTRGD1E	ADTRGC1E	ADTRGB1E	ADTRGA1E	ADTRGD0E	ADTRGC0E	ADTRGB0E	ADTRGA0E
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	ADTRGA0E	A/D trigger A0 enable bit	A/D trigger disabled     A/D trigger generated at compare match with registers TRD0 and TRDGRA0	R/W
b1	ADTRGB0E	A/D trigger B0 enable bit	A/D trigger disabled     A/D trigger generated at compare match with registers TRD0 and TRDGRB0	R/W
b2	ADTRGC0E	A/D trigger C0 enable bit	O: A/D trigger disabled     1: A/D trigger generated at compare match with registers TRD0 and TRDGRC0	R/W
b3	ADTRGD0E	A/D trigger D0 enable bit	A/D trigger disabled     A/D trigger generated at compare match with registers TRD0 and TRDGRD0	R/W
b4	ADTRGA1E	A/D trigger A1 enable bit	O: A/D trigger disabled     1: A/D trigger generated at compare match with registers TRD1 and TRDGRA1	R/W
b5	ADTRGB1E	A/D trigger B1 enable bit	A/D trigger disabled     A/D trigger generated at compare match with registers TRD1 and TRDGRB1	R/W
b6	ADTRGC1E	A/D trigger C1 enable bit	A/D trigger disabled     A/D trigger generated at compare match with registers TRD1 and TRDGRC1	R/W
b7	ADTRGD1E	A/D trigger D1 enable bit	O: A/D trigger disabled     1: A/D trigger generated at compare match with registers TRD1 and TRDGRD1	R/W

### 20.8.4 Timer RD Start Register (TRDSTR) in PWM3 Mode

Address	0137h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_			CSEL1	CSEL0	TSTART1	TSTART
After Reset	1	1	1	1	1	1	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TSTART0	TRD0 count start flag (3)	0: Count stops (1)	R/W
			1: Count starts	
b1	TSTART1	TRD1 count start flag (4)	0: Count stops (2)	R/W
			1: Count starts	
b2	CSEL0	TRD0 count operation select bit	0: Count stops at compare match with	R/W
			the TRDGRA0 register	
			1: Count continues after compare match with	
			the TRDGRA0 register	
b3	CSEL1	TRD1 count operation select bit	0: Count stops at compare match with	R/W
		[not used in PWM3 mode]	the TRDGRA1 register	
			1: Count continues after compare match with	
			the TRDGRA1 register	
b4	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 1.	_
b5	_			
b6	_			
b7	_			

#### Notes:

- 1. When the CSEL0 bit is set to 1, write 0 to the TSTART0 bit.
- 2. When the CSEL1 bit is set to 1, write 0 to the TSTART1 bit.
- 3. When the CSEL0 bit is set to 0 and the compare match signal (TRDIOA0) is generated, this bit is set to 0 (count stops).
- 4. When the CSEL1 bit is set to 0 and the compare match signal (TRDIOA1) is generated, this bit is set to 0 (count stops).

Set the TRDSTR register using the MOV instruction (do not use the bit handling instruction). Refer to **20.10.1 TRDSTR Register** for Notes on Timer RD.

### 20.8.5 Timer RD Mode Register (TRDMR) in PWM3 Mode

Address 0138h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	BFD1	BFC1	BFD0	BFC0	_	_	_	SYNC
After Reset	0	0	0	0	1	1	1	0

Bit	Symbol	Bit Name	Function	R/W
b0	SYNC	Timer RD synchronous bit	Set to 0 (TRD0 and TRD1 operate	R/W
			independently) in PWM3 mode.	
b1	_	Nothing is assigned. If necessary, set to	0. When read, the content is 1.	_
b2	_			
b3	_			
b4	BFC0	TRDGRC0 register function select bit	0: General register	R/W
			1: Buffer register of TRDGRA0 register	
b5	BFD0	TRDGRD0 register function select bit	0: General register	R/W
			1: Buffer register of TRDGRB0 register	
b6	BFC1	TRDGRC1 register function select bit	0: General register	R/W
			1: Buffer register of TRDGRA1 register	
b7	BFD1	TRDGRD1 register function select bit	0: General register	R/W
			1: Buffer register of TRDGRB1 register	

### 20.8.6 Timer RD Function Control Register (TRDFCR) in PWM3 Mode

Address 013Ah

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	PWM3	STCLK	ADEG	ADTRG	OLS1	OLS0	CMD1	CMD0
After Reset	1	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	CMD0	Combination mode select bit (1)	Set to 00b (timer mode, PWM mode, or PWM3	R/W
b1	CMD1		mode) in PWM3 mode.	R/W
b2	OLS0	Normal-phase output level select bit (enabled in reset synchronous PWM mode or complementary PWM mode)	Disabled in PWM3 mode.	R/W
b3	OLS1	Counter-phase output level select bit (enabled in reset synchronous PWM mode or complementary PWM mode)		R/W
b4	ADTRG	A/D trigger enable bit (enabled in complementary PWM mode)		R/W
b5	ADEG	A/D trigger edge select bit (enabled in complementary PWM mode)		R/W
b6	STCLK	External clock input select bit	Set to 0 (external clock input disabled) in PWM3 mode.	R/W
b7	PWM3	PWM3 mode select bit (2)	Set to 0 (PWM3 mode) in PWM3 mode.	R/W

#### Notes:

- 1. Set bits CMD1 to CMD0 when both the TSTART0 and TSTART1 bits in the TRDSTR register are set to 0 (count stops).
- 2. When bits CMD1 to CMD0 are set to 00b (timer mode, PWM mode, or PWM3 mode), the setting of the PWM3 bit is enabled.

### 20.8.7 Timer RD Output Master Enable Register 1 (TRDOER1) in PWM3 Mode

Address	013Bh							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	ED1	EC1	EB1	EA1	ED0	EC0	EB0	EA0
After Reset	1	1	1	1	1	1	1	1

Bit	Symbol	Bit Name	Function	R/W
b0	EA0	TRDIOA0 output disable bit	0: Output enabled 1: Output disabled (TRDIOA0 pin is used as a programmable I/O port)	R/W
b1	EB0	TRDIOB0 output disable bit	0: Output enabled 1: Output disabled (TRDIOB0 pin is used as a programmable I/O port)	R/W
b2	EC0	TRDIOC0 output disable bit	Set to 1 (programmable I/O port) in PWM3 mode.	R/W
b3	ED0	TRDIOD0 output disable bit		R/W
b4	EA1	TRDIOA1 output disable bit		R/W
b5	EB1	TRDIOB1 output disable bit		R/W
b6	EC1	TRDIOC1 output disable bit		R/W
b7	ED1	TRDIOD1 output disable bit		R/W

# 20.8.8 Timer RD Output Master Enable Register 2 (TRDOER2) in PWM3 Mode

 Address 013Ch

 Bit
 b7
 b6
 b5
 b4
 b3
 b2
 b1
 b0

 Symbol
 PTO
 —
 —
 —
 —
 —
 —

 After Reset
 0
 1
 1
 1
 1
 1
 1
 1

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 1.	_
b1	_			
b2	_			
b3	_			
b4	_			
b5	_			
b6	_			
b7	PTO	INTO of pulse output forced cutoff signal input enabled bit <sup>(1)</sup>	O: Pulse output forced cutoff input disabled  1: Pulse output forced cutoff input enabled  (All bits in the TRDOER1 register are set to 1  (output disabled) when a low-level signal is applied to the INTO pin.)	R/W

Note:

1. Refer to 20.2.4 Pulse Output Forced Cutoff.

### 20.8.9 Timer RD Output Control Register (TRDOCR) in PWM3 Mode

Address 013Dh Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol TOD1 TOC1 TOB1 TOA1 TOD0 TOC0 TOB0 TOA0 After Reset 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	TOA0	TRDIOA0 output level select bit <sup>(1)</sup>	O: Active level is high, initial output at low, high-level output at compare match with the TRDGRA1 register, low-level output at compare match with the TRDGRA0 register  1: Active level is low, initial output at high, low-level output at compare match with the TRDGRA1 register, high-level output at compare match with the TRDGRA0 register	R/W
b1	ТОВ0	TRDIOB0 output level select bit (1)	O: Active level is high, initial output at low, high-level output at compare match with the TRDGRB1register, low-level output at compare match with the TRDGRB0 register  1: Active level is low, initial output at high, low-level output at compare match with the TRDGRB1 register, high-level output at compare match with the TRDGRB0 register	R/W
b2	TOC0	TRDIOC0 initial output level select bit		R/W
b3	TOD0	TRDIOD0 initial output level select bit		R/W
b4	TOA1	TRDIOA1 initial output level select bit		R/W
b5	TOB1	TRDIOB1 initial output level select bit		R/W
b6	TOC1	TRDIOC1 initial output level select bit		R/W
b7	TOD1	TRDIOD1 initial output level select bit		R/W

#### Note:

1. If the pin function is set for waveform output (refer to **6.6 Port Settings**), the initial output level is output when the TRDOCR register is set.

Write to the TRDOCR register when both the TSTART0 and TSTART1 bits in the TRDSTR register are set to 0 (count stops).

# 20.8.10 Timer RD Control Register 0 (TRDCR0) in PWM3 Mode

Address 0140h Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol CCLR2 CCLR1 CCLR0 CKEG1 CKEG0 TCK2 TCK1 TCK0 After Reset 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	TCK0	Count source select bit	b2 b1 b0 0 0 0: f1	R/W
b1	TCK1		0 0 0 1 f2	R/W
b2	TCK2		0 1 0: f4	R/W
			0 1 1: f8	
			1 0 0: f32	
			1 0 1: Do not set.	
			1 1 0: Do not set.	
			1 1 1: Do not set.	
b3	CKEG0	External clock edge select bit	Disabled in PWM3 mode.	R/W
b4	CKEG1			R/W
b5	CCLR0	TRD0 counter clear select bit	Set to 001b (TRD0 register cleared at compare match	R/W
b6	CCLR1		with TRDGRA0 register) in PWM3 mode.	R/W
b7	CCLR2			R/W

The TRDCR1 register is not used in PWM3 mode for the TRDCR0 register.

### 20.8.11 Timer RD Status Register i (TRDSRi) (i = 0 or 1) in PWM3 Mode

Address 0143h (TRDSR0), 0153h (TRDSR1)

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_	UDF	OVF	IMFD	IMFC	IMFB	IMFA	]
After Reset	1	1	1	0	0	0	0	0	TRDSR0 register
After Reset	1	1	0	0	0	0	0	0	TRDSR1 register

Bit	Symbol	Bit Name	Function	R/W
b0	IMFA	Input-capture/compare-match flag A	[Condition for setting this bit to 0] Write 0 after reading. (1) [Condition for setting this bit to 1] When the TRDi register value matches the TRDGRAi register value.	R/W
b1	IMFB	Input-capture/compare-match flag B	[Condition for setting this bit to 0] Write 0 after reading. (1) [Condition for setting this bit to 1] When the TRDi register value matches the TRDGRBi register value.	R/W
b2	IMFC	Input-capture/compare-match flag C	[Condition for setting this bit to 0] Write 0 after reading. (1) [Condition for setting this bit to 1] When the TRDi register value matches the TRDGRCi register value (2).	R/W
b3	IMFD	Input-capture/compare-match flag D	[Condition for setting this bit to 0] Write 0 after reading. (1) [Condition for setting this bit to 1] When the TRDi register value matches the TRDGRDi register value (2).	R/W
b4	OVF	Overflow flag	[Condition for setting this bit to 0] Write 0 after reading. (1) [Condition for setting this bit to 1] When the TRDi register overflows.	R/W
b5	UDF	Underflow flag (1)	This bit is disabled in PWM3 Mode.	R/W
b6		Nothing is assigned. If necessary, set	to 0. When read, the content is 1.	<u> </u>
b7	_			

#### Notes:

- 1. The results of writing to these bits are as follows:
  - The bit is set to 0 when it is first read as 1 and then 0 is written to it.
  - The bit remains unchanged even if it is first read as 0 and then 0 is written to it because its previous value is retained. (The bit's value remains 1 even if it is set to 1 from 0 after being read as 0 and having 0 written to it because its previous value is retained.)
  - The bit's value remains unchanged if 1 is written to it.
- 2. Including when the BFji (j = C or D) bit in the TRDMR register is set to 1 (TRDGRji is used as a buffer register).

### 20.8.12 Timer RD Interrupt Enable Register i (TRDIERi) (i = 0 or 1) in PWM3 Mode

Address 0144h (TRDIER0), 0154h (TRDIER1)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	OVIE	IMIED	IMIEC	IMIEB	IMIEA
After Reset	1	1	1	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	IMIEA	Input-capture/compare-match interrupt enable bit A	0: Interrupt (IMIA) by IMFA bit disabled 1: Interrupt (IMIA) by IMFA bit enabled	R/W
b1	IMIEB	Input-capture/compare-match interrupt enable bit B	O: Interrupt (IMIB) by IMFB bit disabled     Interrupt (IMIB) by IMFB bit enabled	R/W
b2	IMIEC	Input-capture/compare-match interrupt enable bit C	O: Interrupt (IMIC) by IMFC bit disabled     Interrupt (IMIC) by IMFC bit enabled	R/W
b3	IMIED	Input-capture/compare-match interrupt enable bit D	O: Interrupt (IMID) by IMFD bit disabled     Interrupt (IMID) by the IMFD bit enabled	R/W
b4	OVIE	Overflow/underflow interrupt enable bit	O: Interrupt (OVI) by OVF bit disabled     Interrupt (OVI) by OVF bit enabled	R/W
b5	_	Nothing is assigned. If necessary, set to	0. When read, the content is 1.	_
b6	_			
b7	_			

### 20.8.13 Timer RD Counter 0 (TRD0) in PWM3 Mode

Address 0147h to 0146h

Address	) 1 <del>4</del> /11 (0 (	714011						
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_			_		_		_
After Reset	0	0	0	0	0	0	0	0
Bit _	b15	b14	b13	b12	b11	b10	b9	b8
Symbol	_	_		_		_	1	_
After Reset	0	0	0	0	0	0	0	0

Γ	Bit	Function	Setting Range	R/W
b1	15 to b0	A count source is counted. Count operation is increment.	0000h to FFFFh	R/W
		When an overflow occurs, the OVF bit in the TRDSR0 register is set to 1.		

Access the TRD0 register in 16-bit units. Do not access it in 8-bit units.

The TRD1 register is not used in PWM3 mode.

# 20.8.14 Timer RD General Registers Ai, Bi, Ci, and Di (TRDGRAi, TRDGRBi, TRDGRCi, TRDGRDi) (i = 0 or 1) in PWM3 Mode

Address 0149h to 0148h (TRDGRA0), 014Bh to 014Ah (TRDGRB0), 014Dh to 014Ch (TRDGRC0), 014Fh to 014Eh (TRDGRD0), 0159h to 0158h (TRDGRA1), 015Bh to 015Ah (TRDGRB1), 015Dh to 015Ch (TRDGRC1), 015Fh to 015Eh (TRDGRD1)

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_	_	_	_	_	_	_	
After Reset	1	1	1	1	1	1	1	1	•
Bit	b15	b14	b13	b12	b11	b10	b9	b8	
Symbol	_	_	_	_	_	_	_	_	
After Reset	1	1	1	1	1	1	1	1	•

Bit	Function	R/W
b15 to b0	Refer to Table 20.16 TRDGRji Register Functions in PWM3 Mode	R/W

Access registers TRDGRAi to TRDGRDi in 16-bit units. Do not access them in 8-bit units.

The following registers are disabled for the PWM3 mode function:

TRDPMR, TRDDF1, TRDIORA0, TRDIORC0, TRDPOCR0, TRDIORA1, TRDIORC1, and TRDPOCR1.

Table 20.16 TRDGRji Register Functions in PWM3 Mode

Register	Setting	Register Function	PWM Output Pin
TRDGRA0	_	General register. Set the PWM period. Setting range: TRDGRA1 register setting value or above	TRDIOA0
TRDGRA1		General register. Set the changing point (the active level timing) of PWM output. Setting range: TRDGRA0 register setting value or below	
TRDGRB0		General register. Set the changing point (the timing that returns to initial output level) of PWM output. Setting range: TRDGRB1 register setting value or above, TRDGRA0 register setting value or below	TRDIOB0
TRDGRB1		General register. Set the changing point (active level timing) of PWM output. Setting range: TRDGRB0 register setting value or below	
TRDGRC0	BFC0 = 0	(These registers are not used in PWM3 mode.)	_
TRDGRC1	BFC1 = 0		
TRDGRD0	BFD0 = 0		
TRDGRD1	BFD1 = 0		
TRDGRC0	BFC0 = 1	Buffer register. Set the next PWM period. (Refer to 20.2.2 Buffer Operation.) Setting range: TRDGRC1 register setting value or above	TRDIOA0
TRDGRC1	BFC1 = 1	Buffer register. Set the changing point of next PWM output. (Refer to 20.2.2 Buffer Operation.) Setting range: TRDGRC0 register setting value or below	
TRDGRD0	BFD0 = 1	Buffer register. Set the changing point of next PWM output. (Refer to 20.2.2 Buffer Operation.) Setting range: TRDGRD1 register setting value or above, TRDGRC0 register setting value or below	TRDIOB0
TRDGRD1	BFD1 = 1	Buffer register. Set the changing point of next PWM output. (Refer to <b>20.2.2 Buffer Operation</b> .) Setting range: TRDGRD0 register setting value or below	

BFC0, BFD0, BFC1, BFD1: Bits in TRDMR register

Registers TRDGRC0, TRDGRC1, TRDGRD0, and TRDGRD1 are not used in PWM3 mode. To use them as buffer registers, set bits BFC0, BFC1, BFD0, and BFD1 to 0 (general register) and write a value to the TRDGRC0, TRDGRC1, TRDGRD0, or TRDGRD1 register. After this, bits BFC0, BFC1, BFD0, and BFD1 may be set to 1 (buffer register).

# 20.8.15 Timer RD Pin Select Register 0 (TRDPSR0)

Address	Address 0184h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TRDIOD0SEL1	TRDIOD0SEL0	TRDIOC0SEL1	TRDIOC0SEL0	TRDIOB0SEL1	TRDIOB0SEL0	TRDIOA0SEL1	TRDIOA0SEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0 b1	TRDIOA0SEL0 TRDIOA0SEL1	TRDIOA0/TRDCLK pin select bit	0 0: TRDIOA0/TRDCLK pin not used 0 1: P6_0 assigned 1 0: P10_0 assigned 1 1: Do not set.	R/W R/W
b2 b3	TRDIOB0SEL0 TRDIOB0SEL1	TRDIOB0 pin select bit	b3 b2 0 0: TRDIOB0 pin not used 0 1: P6_1 assigned 1 0: P10_1 assigned 1 1: Do not set.	R/W R/W
b4 b5	TRDIOCOSEL0 TRDIOCOSEL1	TRDIOC0 pin select bit	0 0: TRDIOC0 pin not used 0 1: P6_2 assigned 1 0: P10_2 assigned 1 1: Do not set.	R/W R/W
b6 b7	TRDIOD0SEL0 TRDIOD0SEL1	TRDIOD0 pin select bit	b7 b6 0 0: TRDIOC0 pin not used 0 1: P6_3 assigned 1 0: P10_3 assigned 1 1: Do not set.	R/W R/W

The TRDPSR0 register selects which pin is assigned as the timer RD input/output. To use the I/O pins for timer RD, set this register.

Set the TRDPSR0 register before setting the timer RD associated registers. Also, do not change the setting value of this register during timer RD operation.

# 20.8.16 Timer RD Pin Select Register 1 (TRDPSR1)


Address	Address 0185h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TRDIOD1SEL1	TRDIOD1SEL0	TRDIOC1SEL1	TRDIOC1SEL0	TRDIOB1SEL1	TRDIOB1SEL0	TRDIOA1SEL1	TRDIOA1SEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0 b1	TRDIOA1SEL0 TRDIOA1SEL1	TRDIOA1 pin select bit	0 0: TRDIOA1 pin not used 0 1: P6_4 assigned 1 0: P10_4 assigned 1 1: Do not set.	R/W R/W
b2 b3	TRDIOB1SEL0 TRDIOB1SEL1	TRDIOB1 pin select bit	b3 b2 0 0: TRDIOB1 pin not used 0 1: P6_5 assigned 1 0: P10_5 assigned 1 1: Do not set.	R/W R/W
b4 b5	TRDIOC1SEL0 TRDIOC1SEL1	TRDIOC1 pin select bit	b5 b4 0 0: TRDIOC1 pin not used 0 1: P6_6 assigned 1 0: P10_6 assigned 1 1: Do not set.	R/W R/W
b6 b7	TRDIOD1SEL0 TRDIOD1SEL1	TRDIOD1 pin select bit	b7 b6 0 0: TRDIOC1 pin not used 0 1: P6_7 assigned 1 0: P10_7 assigned 1 1: Do not set.	R/W R/W

The TRDPSR1 register selects which pin is assigned as the timer RD input/output. To use the I/O pins for timer RD, set this register.

Set the TRDPSR1 register before setting the timer RD associated registers. Also, do not change the setting value of this register during timer RD operation.

### 20.8.17 Operating Example



# 20.8.18 A/D Trigger Generation

A compare match signal with registers TRDi (i = 0 or 1) and TRDGRji (j = A, B, C, or D) can be used as the conversion start trigger of the A/D converter.

The TRDADCR register is used to select which compare match is used.

#### 20.9 Timer RD Interrupt

Timer RD generates the timer RDi (i = 0 or 1) interrupt request based on six sources for each timer RD0 and timer RD1. The timer RD interrupt uses the single TRDiIC register (bits IR, and ILVL0 to ILVL2), and a single vector for each timer RD0 and timer RD1. Table 20.17 lists the Registers Associated with Timer RD Interrupt, and Figure 20.24 shows a Block Diagram of Timer RD Interrupt.

Table 20.17 Registers Associated with Timer RD Interrupt

	Timer RD	Timer RD	Timer RD
	Status Register	Interrupt Enable Register	Interrupt Control Register
Timer RD0	TRDSR0	TRDIER0	TRD0IC
Timer RD1	TRDSR1	TRDIER1	TRD1IC




Figure 20.24 Block Diagram of Timer RD Interrupt

As with other maskable interrupts, the timer RD interrupt is controlled by the combination of the I flag, IR bit, bits ILVL0 to ILVL2, and IPL. However, since the interrupt source (timer RD interrupt) is generated by a combination of multiple interrupt request sources, the following differences from other maskable interrupts apply:

- When bits in the TRDSRi register corresponding to bits set to 1 in the TRDIERi register are set to 1 (interrupt enabled), the IR bit in the TRDiIC register is set to 1 (interrupt requested).
- When either bits in the TRDSRi register or bits in the TRDIERi register corresponding to bits in the TRDSRi register, or both of them, are set to 0, the IR bit is set to 0 (no interrupt requested). Therefore, even though the interrupt is not acknowledged after the IR bit is set to 1, the interrupt request will not be maintained.
- When the conditions of other request sources are met, the IR bit remains 1.
- When multiple bits in the TRDIERi register are set to 1, which request source causes an interrupt is determined by the TRDSRi register.
- Since each bit in the TRDSRi register is not automatically set to 0 even if the interrupt is acknowledged, set each bit to 0 in the interrupt routine. For information on how to set these bits to 0, refer to the descriptions of the registers used in different modes (20.3.11, 20.4.14, 20.5.12, 20.6.10, 20.7.10, and 20.8.11).

Refer to Registers TRDSR0 to TRDSR1 in each mode (20.3.11, 20.4.14, 20.5.12, 20.6.10, 20.7.10, and 20.8.11) for the TRDSRi register. Refer to Registers TRDIER0 to TRDIER1 in each mode (20.3.12, 20.4.15, 20.5.13, 20.6.11, 20.7.11, and 20.8.12) for the TRDIERi register.

Refer to 11.3 Interrupt Control for information on the TRDiIC register and 11.1.5.2 Relocatable Vector Tables for the interrupt vectors.

#### 20.10 Notes on Timer RD

#### 20.10.1 TRDSTR Register

- Set the TRDSTR register using the MOV instruction.
- When the CSELi (i = 0 or 1) is set to 0 (count stops at compare match between registers TRDi and TRDGRAi), the count does not stop and the TSTARTi bit remains unchanged even if 0 (count stops) is written to the TSTARTi bit.

When the CSELi bit is set to 0, write 0 to the TSTARTi bit to change other bits without changing the TSTARTi bit.

To stop counting by a program, write 0 to the TSTARTi bit after setting the CSELi bit to 1. If 1 is written to the CSELi bit and 0 is written to the TSTARTi bit is set to 0 at the same time (with one instruction), the count cannot be stopped.

• Table 20.18 lists the TRDIOji (j = A, B, C, or D) Pin Output Level when Count Stops while the TRDIOji (j = A, B, C, or D) pin is used for the timer RD output.

#### Table 20.18 TRDIOji (j = A, B, C, or D) Pin Output Level when Count Stops

Stopping Count	TRDIOji Pin Output when Count Stops
When the CSELi bit is set to 1, write 0 to the TSTARTi bit and the	Holds the output level immediately before
count stops.	the count stops.
When the CSELi bit is set to 0, the count stops at compare match	Holds the output level after the output
between registers TRDi and TRDGRAi.	changes by the compare match.

#### 20.10.2 TRDi Register (i = 0 or 1)

• When writing the value to the TRDi register by a program while the TSTARTi bit in the TRDSTR register is set to 1 (count starts), avoid overlapping with the timing for setting the TRDi register to 0000h, and then write.

If the timing for setting the TRDi register to 0000h overlaps with the timing for writing the value to the TRDi register, the value is not written and the TRDi register is set to 0000h.

These precautions are applicable when selecting the following by bits CCLR2 to CCLR0 in the TRDCRi register.

- 001b (Clear by the TRDi register at compare match with the TRDGRAi register.)
- 010b (Clear by the TRDi register at compare match with the TRDGRBi register.)
- 011b (Synchronous clear)
- 101b (Clear by the TRDi register at compare match with the TRDGRCi register.)
- 110b (Clear by the TRDi register at compare match with the TRDGRDi register.)
- When writing the value to the TRDi register and continuously reading the same register, the value before writing may be read. In this case, execute the JMP.B instruction between the writing and reading.

Program example		MOV.W	#XXXXh, TRD0	;Write
		JMP.B	L1	;JMP.B
I	L1:	MOV.W	TRD0,DATA	:Read

#### 20.10.3 TRDSRi Register (i = 0 or 1)

When writing the value to the TRDSRi register and continuously reading the same register, the value before writing may be read. In this case, execute the JMP.B instruction between the writing and reading.

Program example	MOV.B	#XXh, TRDSR0	;Write
	JMP.B	L1	;JMP.B
L1:	MOV.B	TRDSR0,DATA	;Read

#### 20.10.4 Count Source Switching

- Switch the count source after the count stops. Switching procedure
- (1) Set the TSTARTi (i = 0 or 1) bit in the TRDSTR register to 0 (count stops).
- (2) Change bits TCK2 to TCK0 in the TRDCRi register.

#### 20.10.5 Input Capture Function

- The pulse width of the input capture signal should be set to three or more cycles of the timer RD operating clock (refer to Table 20.1 Timer RD Operating Clocks).
- The value of the TRDi register is transferred to the TRDGRji register two or three cycles of the timer RD operating clock after the input capture signal is applied to the TRDIOji pin (i = 0 or 1, j =either A, B, C, or D) (when the digital filter is not used).

#### 20.10.6 Reset Synchronous PWM Mode

- When reset synchronous PWM mode is used for motor control, make sure OLS0 = OLS1.
- Set to reset synchronous PWM mode by the following procedure: Switching procedure
- (1) Set the TSTART0 bit in the TRDSTR register to 0 (count stops).
- (2) Set bits CMD1 to CMD0 in the TRDFCR register to 00b (timer mode, PWM mode, and PWM3 mode).
- (3) Set bits CMD1 to CMD0 to 01b (reset synchronous PWM mode).
- (4) Set the other registers associated with timer RD again.

#### 20.10.7 Complementary PWM Mode

- When complementary PWM mode is used for motor control, make sure OLS0 = OLS1.
- Change bits CMD1 to CMD0 in the TRDFCR register in the following procedure.

Switching procedure: When setting to complementary PWM mode (including re-set), or changing the transfer timing from the buffer register to the general register in complementary PWM mode.


- (1) Set both the TSTART0 and TSTART1 bits in the TRDSTR register to 0 (count stops).
- (2) Set bits CMD1 to CMD0 in the TRDFCR register to 00b (timer mode, PWM mode, and PWM3 mode).
- (3) Set bits CMD1 to CMD0 to 10b or 11b (complementary PWM mode).
- (4) Set the registers associated with other timer RD again.

Switching procedure: When stopping complementary PWM mode

- (1) Set both the TSTART0 and TSTART1 bits in the TRDSTR register to 0 (count stops).
- (2) Set bits CMD1 to CMD to 00b (timer mode, PWM mode, and PWM3 mode).
- Do not write to TRDGRA0, TRDGRB0, TRDGRA1, or TRDGRB1 register during operation. When changing the PWM waveform, transfer the values written to registers TRDGRD0, TRDGRC1, and TRDGRD1 to registers TRDGRB0, TRDGRA1, and TRDGRB1 using the buffer operation. However, to write data to the TRDGRD0, TRDGRC1, or TRDGRD1 register, set bits BFD0, BFC1, and BFD1 to 0 (general register). After this, bits BFD0, BFC1, and BFD1 may be set to 1 (buffer register). The PWM period cannot be changed.
- If the value set in the TRDGRA0 register is assumed to be m, the TRD0 register counts m-1, m, m+1, m, m-1, in that order, when changing from increment to decrement operation.

When changing from m to m+1, the IMFA bit is set to 1. Also, bits CMD1 to CMD0 in the TRDFCR register are set to 11b (complementary PWM mode, buffer data transferred at compare match between registers TRD0 and TRDGRA0), the content of the buffer registers (TRDGRD0, TRDGRC1, and TRDGRD1) is transferred to the general registers (TRDGRB0, TRDGRA1, and TRDGRB1).

During m+1, m, and m-1 operation, the IMFA bit remains unchanged and data are not transferred to registers such as the TRDGRA0 register.



Operation at Compare Match between Registers TRD0 and TRDGRA0 in **Figure 20.25 Complementary PWM Mode** 

• The TRD1 register counts 1, 0, FFFFh, 0, 1, in that order, when changing from decrement to increment operation.

The UDF bit is set to 1 when changing between 1, 0, and FFFFh operation. Also, when bits CMD1 to CMD0 in the TRDFCR register are set to 10b (complementary PWM mode, buffer data transferred at underflow in the TRD1 register), the content of the buffer registers (TRDGRD0, TRDGRC1, and TRDGRD1) is transferred to the general registers (TRDGRB0, TRDGRA1, and TRDGRB1). During FFFFh, 0, 1 operation, data are not transferred to registers such as the TRDGRB0 register. Also, at this time, the OVF bit remains unchanged.




Figure 20.26 Operation when TRD1 Register Underflows in Complementary PWM Mode

• Using bits CMD1 to CMD0, select the timing of data transfer from the buffer register to the general register. However, transfer takes place with the following timing in spite of the values of bits CMD1 to CMD0 in the following cases:

Buffer register value ≥ TRDGRA0 register value:

Transfer takes place at underflow of the TRD1 register.

After this, when the buffer register is set to 0001h or above and a value smaller than the value of the TRDGRA0 register, and the TRD1 register underflows for the first time after setting, the value is transferred to the general register. After that, the value is transferred with the timing selected by bits CMD1 to CMD0.





Figure 20.27 Operation when Buffer Register Value ≥ TRDGRA0 Register Value in Complementary PWM Mode

When the value of the buffer register is set to 0000h:

Transfer takes place at compare match between registers TRD0 and TRDGRA0.

After this, when the buffer register is set to 0001h or above and a value than smaller the value of the TRDGRA0 register, and a compare match occurs between registers TRD0 and TRDGRA0 for the first time after setting, the value is transferred to the general register. After that, the value is transferred with the timing selected by bits CMD0 and CMD1.



**Figure 20.28** Operation when Buffer Register Value Is Set to 0000h in Complementary PWM Mode

#### 21. Timer RE

#### Note

The description offered in this chapter is based on the R8C/L3AA Group and the R8C/L3AB Group. For other groups, refer to 1.1.2 Differences between Groups.

#### 21.1 Introduction

Timer RE has a 4-bit counter and 8-bit counter. Timer RE supports the following two modes:

• Real-time clock mode A 1-second signal from fC4 is generated and seconds, minutes, hours, and days of

the week are counted.

• Output compare mode A count source is counted and compare matches are detected.

The count source for timer RE is the operating clock that regulates the timing of timer operations. Table 21.1 lists the Timer RE Pin Configuration.

Table 21.1 Timer RE Pin Configuration

Pin Name	Assigned Pin	I/O	Function
TREO	P11_7	Output	Function differs according to the mode. Refer to descriptions of individual modes for details.

#### 21.2 Real-Time Clock Mode

In real-time clock mode, a 1-second signal is generated from fC4 using a divide-by-2 frequency divider, 4-bit counter, and 8-bit counter and used to count seconds, minutes, hours, and days of the week. Figure 21.1 shows a Block Diagram of Real-Time Clock Mode, Table 21.2 lists the Real-Time Clock Mode Specifications, and Table 21.3 lists Interrupt Sources. Figure 21.2 shows the Definition of Time Representation and Figure 21.3 shows an Operating Example in Real-Time Clock Mode.




Figure 21.1 Block Diagram of Real-Time Clock Mode

Table 21.2 Real-Time Clock Mode Specifications

Item	Specification
Count source	fC4
Count operation	Increment
Count start condition	1 (count starts) is written to TSTART bit in TRECR1 register.
Count stop condition	0 (count stops) is written to TSTART bit in TRECR1 register.
Interrupt request generation	Select either one of the following:
timing	Update of 0.25-second data
	Update of 0.5-second data
	Update of second data
	Update of minute data
	Update of hour data
	Update of day of week data
	When day of week data is set to 000b (Sunday).
TREO pin function	Programmable I/O port or output of f2, fC, f4, f8, or 1 Hz
Read from timer	When reading TRESEC, TREMIN, TREHR, or TREWK register, the count
	value can be read. The values read from registers TRESEC, TREMIN,
	and TREHR are represented by the BCD code.
Write to timer	When bits TSTART and TCSTF in the TRECR1 register are set to 0 (timer
	stops), the value can be written to registers TRESEC, TREMIN, TREHR,
	and TREWK. The values written to registers TRESEC, TREMIN, and
	TREHR are represented by the BCD codes.
Selectable function	• 12-hour mode/24-hour mode switch function

### 21.2.1 Timer RE Second Data Register (TRESEC) in Real-Time Clock Mode

Address 0118h Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol BSY SC12 SC11 SC10 SC03 SC02 SC01 SC00 Χ Χ After Reset Χ Χ

Bit	Symbol	Bit Name	Function	Setting Range	R/W
b0	SC00	1st digit of second count bit	Count 0 to 9 every second. When the digit		R/W
b1	SC01		moves up, 1 is added to the 2nd digit of	(BCD code)	R/W
b2	SC02		second.		R/W
b3	SC03				R/W
b4	SC10	2nd digit of second count bit	When counting 0 to 5, 60 seconds are	0 to 5	R/W
b5	SC11		counted.	(BCD code)	R/W
b6	SC12				R/W
b7	BSY	Timer RE busy flag	This bit is set to 1 while registers TRESEC	, TREMIN,	R
			TREHR, and TREWK are being updated.		

# 21.2.2 Timer RE Minute Data Register (TREMIN) in Real-Time Clock Mode

Address 0119h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	BSY	MN12	MN11	MN10	MN03	MN02	MN01	MN00
After Reset	Χ	Х	Х	Х	Х	Х	Х	X

Bit	Symbol	Bit Name	Function	Setting Range	R/W
b0	MN00	1st digit of minute count bit	Count 0 to 9 every minute. When the digit		R/W
b1	MN01			(BCD code)	R/W
b2	MN02		minute.		R/W
b3	MN03				R/W
b4	MN10	2nd digit of minute count bit	When counting 0 to 5, 60 minutes are	0 to 5	R/W
b5	MN11		counted.	(BCD code)	R/W
b6	MN12				R/W
b7	BSY	Timer RE busy flag	This bit is set to 1 while registers TRESEC	, TREMIN,	R
			TREHR, and TREWK are being updated.		

### 21.2.3 Timer RE Hour Data Register (TREHR) in Real-Time Clock Mode

Address 011Ah Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol BSY HR11 HR10 HR03 HR02 HR01 HR00 After Reset Χ Χ Χ Χ Χ Χ Χ Χ

Bit	Symbol	Bit Name	Function	Setting Range	R/W
b0	HR00	1st digit of hour count bit	Count 0 to 9 every hour.	0 to 9	R/W
b1	HR01		When the digit moves up, 1 is added to	(BCD code)	R/W
b2	HR02		the 2nd digit of hour.		R/W
b3	HR03				R/W
b4	HR10	2nd digit of hour count bit	Count 0 to 1 when the H12_H24 bit is set to 0	0 to 2	R/W
b5	HR11		(12-hour mode).	(BCD code)	R/W
			Count 0 to 2 when the H12_H24 bit is set to 1		
			(24-hour mode).		
b6	_	Nothing is assigned. If nece	ssary, set to 0. When read, the content is 0.	•	_
b7	BSY	Timer RE busy flag	This bit is set to 1 while registers TRESEC, TR	REMIN, TREHR,	R
			and TREWK are updated.		

# 21.2.4 Timer RE Day of Week Data Register (TREWK) in Real-Time Clock Mode

Address 011Bh Bit b7 b6 b2 b1 b0 b4 BSY WK2 WK1 WK0 Symbol After Reset Χ Χ

Bit	Symbol	Bit Name	Function	R/W
b0	WK0	Day of week count bit	b2 b1 b0	R/W
b1	WK1		0 0 0: Sunday 0 0 1: Monday	R/W
b2	WK2		0 1 0: Tuesday 0 1 1: Wednesday 1 0 0: Thursday 1 0 1: Friday 1 1 0: Saturday 1 1 1: Do not set.	R/W
b3	_	Nothing is assigned. If necessary,	set to 0. When read, the content is 0.	_
b4	_			
b5	_			
b6	_			
b7	BSY	Timer RE busy flag	This bit is set to 1 while registers TRESEC, TREMIN, TREHR, and TREWK are updated.	R

# 21.2.5 Timer RE Control Register 1 (TRECR1) in Real-Time Clock Mode

Address 011Ch Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol TSTART H12\_H24 PM **TRERST** INT **TOENA TCSTF** Χ Χ After Reset X 0 Х

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessary,	set to 0. When read, the content is 0.	_
b1	TCSTF	Timer RE count status flag	0: Count stopped 1: Counting	R
b2	TOENA	TREO pin output enable bit	Clock output disabled     Clock output enabled	R/W
b3	INT	Interrupt request timing bit	Set to 1 in real-time clock mode.	R/W
b4	TRERST	Timer RE reset bit	When setting this bit to 0 after setting it to 1, the following will occur:  • Registers TRESEC, TREMIN, TREHR, TREWK, and TRECR2 are set to 00h.  • Bits TCSTF, INT, PM, H12_H24, and TSTART in the TRECR1 register are set to 0.  • The 8-bit counter is set to 00h and the 4-bit counter is set to 0h.	R/W
b5	PM	A.m./p.m. bit	When the H12_H24 bit is set to 0 (12-hour mode) (1) 0: a.m. 1: p.m. When the H12_H24 bit is set to 1 (24-hour mode), its value is undefined.	R/W
b6	H12_H24	Operating mode select bit	0: 12-hour mode 1: 24-hour mode	R/W
b7	TSTART	Timer RE count start bit	0: Count stops 1: Count starts	R/W

#### Note:

1. This bit is automatically modified while timer RE counts.




Figure 21.2 Definition of Time Representation

# 21.2.6 Timer RE Control Register 2 (TRECR2) in Real-Time Clock Mode

Address 011Dh Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol COMIE WKIE DYIE HRIE MNIE SEIE SEIE05 SEIE025 After Reset Χ Χ Χ Χ Χ Χ

Bit	Symbol	Bit Name	Function	R/W
b0	SEIE025	Periodic interrupt triggered every 0.25 seconds enable bit (1)	O: Periodic interrupt triggered every 0.25 seconds is disabled     1: Periodic interrupt triggered every 0.25 seconds is enabled	R/W
b1	SEIE05	Periodic interrupt triggered every 0.5 seconds enable bit <sup>(1)</sup>	O: Periodic interrupt triggered every 0.5 seconds is disabled     1: Periodic interrupt triggered every 0.5 seconds is enabled	R/W
b2	SEIE	Periodic interrupt triggered every second enable bit <sup>(1)</sup>	O: Periodic interrupt triggered every second is disabled     Periodic interrupt triggered every second is enabled	R/W
b3	MNIE	Periodic interrupt triggered every minute enable bit <sup>(1)</sup>	O: Periodic interrupt triggered every minute is disabled     Periodic interrupt triggered every minute is enabled	R/W
b4	HRIE	Periodic interrupt triggered every hour enable bit (1)	Periodic interrupt triggered every hour is disabled     Periodic interrupt triggered every hour is enabled	R/W
b5	DYIE	Periodic interrupt triggered every day enable bit <sup>(1)</sup>	Periodic interrupt triggered every day is disabled     Periodic interrupt triggered every day is enabled	R/W
b6	WKIE	Periodic interrupt triggered every week enable bit <sup>(1)</sup>	Periodic interrupt triggered every week is disabled     Periodic interrupt triggered every week is enabled	R/W
b7	COMIE	Compare match interrupt enable bit	Set to 0 in real-time clock mode.	R/W

### Note:

**Table 21.3** Interrupt Sources

Source	Interrupt Source	Interrupt Enable Bit
Periodic interrupt triggered	The value of the TREWK register is set to 000b	WKIE
every week	(Sunday) (1-week period).	
Periodic interrupt triggered	The TREWK register is updated (1-day period).	DYIE
every day		
Periodic interrupt triggered	The TREHR register is updated (1-hour period).	HRIE
every hour		
Periodic interrupt triggered	The TREMIN register is updated (1-minute period).	MNIE
every minute		
Periodic interrupt triggered	The TRESEC register is updated (1-second period).	SEIE
every second		
Periodic interrupt triggered	The 8-bit counter is updated (0.5-second period).	SEIE05
every 0.5 seconds		
Periodic interrupt triggered	The 8-bit counter is updated (0.25-second period).	SEIE025
every 0.25 seconds		

<sup>1.</sup> Do not set multiple enable bits to 1 (interrupt enabled).

# 21.2.7 Timer RE Count Source Select Register (TRECSR) in Real-Time Clock Mode

Address 011Eh Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol RCS6 RCS5 RCS4 RCS3 RCS2 RCS1 RCS0 After Reset 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	RCS0	Count source select bit	Set to 00b in real-time clock mode.	R/W
b1	RCS1			R/W
b2	RCS2	4-bit counter select bit	Set to 0 in real-time clock mode.	R/W
b3	RCS3	Real-time clock mode select bit	Set to 1 in real-time clock mode.	R/W
b4	RCS4	Clock output select bit (1)	66 b5 b4 0 0 0: f2	R/W
b5	RCS5		0 0 0 12 0 0 1 : fC	R/W
b6	RCS6		0 1 0: f4	R/W
			0 1 1: 1 Hz	
			1 0 0: f8	
			Other than above: Do not set.	
b7	_	Nothing is assigned. If necessary, s	et to 0. When read, the content is 0.	_

#### Note:

<sup>1.</sup> Write to bits RCS4 to RCS6 when the TOENA bit in the TRECR1 register is set to 0 (clock output disabled).

# 21.2.8 Operating Example




Figure 21.3 Operating Example in Real-Time Clock Mode

# 21.3 Output Compare Mode

In output compare mode, the internal count source divided by 2 is counted using the 4-bit or 8-bit counter and a compare value match is detected with the 8-bit counter. Figure 21.4 shows a Block Diagram of Output Compare Mode, Table 21.4 lists the Output Compare Mode Specifications, and Figure 21.5 shows an Operating Example in Output Compare Mode.




Figure 21.4 Block Diagram of Output Compare Mode

Table 21.4 Output Compare Mode Specifications

Item	Specification
Count sources	f4, f8, f32, fC4
Count operations	<ul> <li>Increment</li> <li>When the 8-bit counter value matches the TREMIN register content, the value is set back to 00h and the count continues.</li> <li>The count value is retained while the count stops.</li> </ul>
Count periods	When RCS2 = 0 (4-bit counter is not used)  1/fi x 2 x (n+1)  When RCS2 = 1 (4-bit counter is used)  1/fi x 32 x (n+1)  fi: Frequency of count source  n: Value set in TREMIN register
Count start condition	1 (count starts) is written to the TSTART bit in the TRECR1 register.
Count stop condition	0 (count stops) is written to the TSTART bit in the TRECR1 register.
Interrupt request generation timing	When the contents of the 8-bit counter and the TREMIN register match.
TREO pin function	Select either one of the following:  • Programmable I/O port  • Output of f2, fC, f4, or f8  • Compare output
Read from timer	When reading the TRESEC register, the 8-bit counter value can be read. When reading the TREMIN register, the compare value can be read.
Write to timer	Writing to the TRESEC register is disabled.  When bits TSTART and TCSTF in the TRECR1 register are set to 0 (timer stops), writing to the TREMIN register is enabled.
Selectable functions	Selectable use of 4-bit counter     Compare output function     Every time the 8-bit counter value matches the TREMIN register content, the TREO output polarity is inverted. The TREO pin outputs a low-level signal after reset is deasserted and timer RE is reset by the TRERST bit in the TRECR1 register. The output level is retained by setting the TSTART bit to 0 (count stops).

# 21.3.1 Timer RE Counter Data Register (TRESEC) in Output Compare Mode

 Address 0118h

 Bit
 b7
 b6
 b5
 b4
 b3
 b2
 b1
 b0

 Symbol
 —
 —
 —
 —
 —
 —
 —
 —

 After Reset
 X
 X
 X
 X
 X
 X
 X
 X

Bit	Function	R/W
b7 to b0	8-bit counter data can be read.	R
	Even if timer RE stops counting, the count value is retained.	
	The TRESEC register is set to 00h at the compare match.	

# 21.3.2 Timer RE Compare Data Register (TREMIN) in Output Compare Mode

Address 0119h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	_
After Reset	Χ	Х	Х	Χ	X	Х	Χ	Х

Bit	Function	R/W
b7 to b0	8-bit compare data is stored.	R

# 21.3.3 Timer RE Control Register 1 (TRECR1) in Output Compare Mode

Address 011Ch Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol TSTART H12\_H24 PM TRERST INT TOENA **TCSTF** Χ After Reset Χ

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessary,	set to 0. When read, the content is 0.	_
b1	TCSTF	Timer RE count status flag	0: Count stopped 1: Counting	R
b2	TOENA	TREO pin output enable bit	Clock output disabled     Clock output enabled	R/W
b3	INT	Interrupt request timing bit	Set to 0 in output compare mode.	R/W
b4	TRERST	Timer RE reset bit	<ul> <li>When setting this bit to 0 after setting it to 1, the following will occur.</li> <li>Registers TRESEC, TREMIN, TREHR, TREWK, and TRECR2 are set to 00h.</li> <li>Bits TCSTF, INT, PM, H12_H24, and TSTART in the TRECR1 register are set to 0.</li> <li>The 8-bit counter is set to 00h and the 4-bit counter is set to 0h.</li> </ul>	R/W
b5	PM	A.m./p.m. bit	Set to 0 in output compare mode.	R/W
b6	H12_H24	Operating mode select bit	Set to 0 in output compare mode.	R/W
b7	TSTART	Timer RE count start bit	0: Count stops 1: Count starts	R/W

# 21.3.4 Timer RE Control Register 2 (TRECR2) in Output Compare Mode

Address 011Dh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	COMIE	WKIE	DYIE	HRIE	MNIE	SEIE	SEIE05	SEIE025
After Reset	Х	Х	Χ	Χ	Χ	Χ	Χ	Х

Bit	Symbol	Bit Name	Function	R/W
b0	SEIE025	Periodic interrupt triggered every	Set to 0 in output compare mode.	R/W
		0.25 seconds enable bit (1)		
b1	SEIE05	Periodic interrupt triggered every		R/W
		0.5 seconds enable bit <sup>(1)</sup>		
b2	SEIE	Periodic interrupt triggered every		R/W
		second enable bit <sup>(1)</sup>		
b3	MNIE	Periodic interrupt triggered every		R/W
		minute enable bit (1)		
b4	HRIE	Periodic interrupt triggered every		R/W
		hour enable bit <sup>(1)</sup>		
b5	DYIE	Periodic interrupt triggered every		R/W
		day enable bit <sup>(1)</sup>		
b6	WKIE	Periodic interrupt triggered every		R/W
		week enable bit <sup>(1)</sup>		
b7	COMIE	Compare match interrupt	0: Compare match interrupt disabled	R/W
		enable bit	1: Compare match interrupt enabled	

Note:

1. Do not set multiple enable bits to 1 (interrupt enabled).

# Timer RE Count Source Select Register (TRECSR) in Output Compare 21.3.5

Address 011Eh Bit b6 b5 b4 b3 b2 b1 b0 RCS1 Symbol RCS6 RCS5 RCS4 RCS3 RCS2 RCS0 After Reset 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0 b1	RCS0 RCS1	Count source select bit (1)	0 0: f4 0 1: f8 1 0: f32 1 1: fC4	R/W R/W
b2	RCS2	4-bit counter select bit	0: Not used 1: Used	R/W
b3	RCS3	Real-time clock mode select bit	Set to 0 in output compare mode.	R/W
b4	RCS4	Clock output select bit (2)	66 b5 b4 0 0 0 : f2	R/W
b5	RCS5		0 0 0 12 0 0 1 : fC	R/W
b6	RCS6		0 1 0: f4 1 0 0: f8 1 1 0: Compare output Other than above: Do not set.	R/W
b7	_	Nothing is assigned. If necessary, s	et to 0. When read, the content is 0.	_

#### Notes:

- 1. Write to bits RCS0 to RCS1 when the TCSTF bit in the TRECR1 register is set to 0 (count stopped).
- 2. Write to bits RCS4 to RCS6 when the TOENA bit in the TRECR1 register is set to 0 (clock output disabled).

# 21.3.6 Operating Example




Figure 21.5 Operating Example in Output Compare Mode

#### 21.4 **Notes on Timer RE**

#### 21.4.1 Reset

A reset input does not reset the timer RE data registers that store data of seconds, minutes, hours, and days of the week. This requires the initial setting of all registers after power on.

#### 21.4.2 **Starting and Stopping Count**

Timer RE has the TSTART bit for instructing the count to start or stop, and the TCSTF bit, which indicates count start or stop. Bits TSTART and TCSTF are in the TRECR1 register.

When the TSTART bit is set to 1 (count starts), timer RE starts counting and the TCSTF bit is set to 1 (count starts). It takes up to two cycles of the count source until the TCSTF bit is set to 1 after setting the TSTART bit to 1. During this time, do not access registers associated with timer RE (1) other than the TCSTF bit.

Similarly, when the TSTART bit is set to 0 (count stops), timer RE stops counting and the TCSTF bit is set to 0 (count stops). It takes the time for up to two cycles of the count source until the TCSTF bit is set to 0 after setting the TSTART bit to 0. During this time, do not access registers associated with timer RE other than the TCSTF bit.

#### Note:

1. Registers associated with timer RE: TRESEC, TREMIN, TREHR, TREWK, TRECR1, TRECR2, and TRECSR

#### 21.4.3 Register Setting

Write to the following registers or bits while timer RE is stopped.

- Registers TRESEC, TREMIN, TREHR, TREWK, and TRECR2
- Bits H12\_H24, PM, and INT in the TRECR1 register
- Bits RCS0 to RCS3 in the TRECSR register

Timer RE is stopped while bits TSTART and TCSTF in the TRECR1 register are set to 0 (timer RE stopped).

Set all above-mentioned registers and bits (immediately before timer RE count starts) before setting the TRECR2 register.

Figure 21.6 shows a Setting Example in Real-Time Clock Mode.




Figure 21.6 Setting Example in Real-Time Clock Mode

#### 21.4.4 Time Reading Procedure in Real-Time Clock Mode

In real-time clock mode, read registers TRESEC, TREMIN, TREHR, and TREWK when time data is updated and read the PM bit in the TRECR1 register when the BSY bit is set to 0 (data is not being updated).

When reading several registers, an incorrect time will be read if data is updated before another register is read after reading any register.

In order to prevent this, use the reading procedure shown below.

#### • Using an interrupt

Read necessary contents of registers TRESEC, TREMIN, TREHR, and TREWK and the PM bit in the TRECR1 register in the timer RE interrupt routine.

### Monitoring with a program 1

Monitor the IR bit in the TREIC register with a program and read necessary contents of registers TRESEC, TREMIN, TREHR, and TREWK and the PM bit in the TRECR1 register after the IR bit in the TREIC register is set to 1 (timer RE interrupt request generated).

- Monitoring with a program 2
- (1) Monitor the BSY bit.
- (2) Monitor until the BSY bit is set to 0 after the BSY bit is set to 1 (approximately 62.5 ms while the BSY bit is set to 1).
- (3) Read necessary contents of registers TRESEC, TREMIN, TREHR, and TREWK and the PM bit in the TRECR1 register after the BSY bit is set to 0.
- Using read results if they are the same value twice
- (1) Read necessary contents of registers TRESEC, TREMIN, TREHR, and TREWK and the PM bit in the TRECR1 register.
- (2) Read the same register as (1) and compare the contents.
- (3) Recognize as the correct value if the contents match. If the contents do not match, repeat until the read contents match with the previous contents.

Also, when reading several registers, read them as continuously as possible.

## 22. Timer RG

## ■ Note □

The description offered in this chapter is based on the R8C/L3AA Group and the R8C/L3AB Group. For other groups, refer to 1.1.2 Differences between Groups.

## 22.1 Introduction

Timer RG is a 16-bit timer with two I/O pins.

Timer RG uses f1 as its operating clock. Table 22.1 lists the Timer RG Operating Clocks.

## Table 22.1 Timer RG Operating Clocks

Condition	Timer RG Operating Clock
The count source is f1, f4, f8, f32, TRGCLKA input, or TRGCLKB input.	f1
(Bits TCK2 toTCK0 in the TRGCR register are set to 000b to 101b, and 111b.)	

Figure 22.1 shows the Timer RG Block Diagram, and Table 22.2 lists the Timer RG Pin Configuration.

Timer RG supports the following three modes:

- Timer mode
  - Input capture function: Count at the rising edge, falling edge, or both rising and falling edges
  - Output compare function: Low-level output, high-level output, or toggle output
- PWM mode: PWM output available with any duty
- Phase counting mode: Automatic measurement available for the counts of the two-phase encoder




Figure 22.1 Timer RG Block Diagram

Table 22.2 Timer RG Pin Configuration

Pin Name	Assigned Pin	I/O	Function
TRGCLKA	P13_5	Input	In phase counting mode     A-phase input     In other than phase counting mode     External clock A input
TRGCLKB	P13_7	Input	In phase counting mode     B-phase input     In other than phase counting mode     External clock B input
TRGIOA	P13_4	I/O	In timer mode (output compare function) TRGGRA output-compare output In timer mode (input capture function) TRGGRA input-capture input In PWM mode PWM output
TRGIOB	P13_6	I/O	In timer mode (output compare function)     TRGGRB output-compare output     In timer mode (input capture function)     TRGGRB input-capture input

# 22.2 Registers

# 22.2.1 Timer RG Mode Register (TRGMR)

Address 0170h Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol TSTART DFCK1 DFCK0 DFB DFA MDF **PWM** 0 0 0 After Reset 0 0 0

Bit	Symbol	Bit Name	Function	R/W	
b0	PWM	PWM mode select bit	0: Timer Mode	R/W	
			1: PWM mode		
b1	MDF	Phase counting mode select bit	0: Increment	R/W	
			1: Phase counting mode		
b2	DFA	Digital filer function select bit for	0: Digital filter function not used	R/W	
		TRGIOA pin	1: Digital filter function used		
b3	DFB	Digital filer function select bit for	0: Digital filter function not used	R/W	
		TRGIOB pin	1: Digital filter function used		
b4	DFCK0	Digital filter function clock select bit	b5 b4 0 0: f32	R/W	
b5	DFCK1		0 1: f8	R/W	
			1 0: f1		
			1 1: Clock selected by bits TCK0 to TCK2 in		
			TRGCR register		
b6	_	Nothing is assigned. If necessary, se		_	
b7	TSTART	TRG count start bit 0: Count stops			
	10.7411	THO COUNT CLAIR DIE	1: Count starts	R/W	

# **MDF Bit (Phase Counting Mode Select Bit)**

When the MDF bit is set to 0, the counter counts the count source set by bits TCK0 to TCK2 in the TRGCR register.

When the MDF bit is set to 1, the counter counts the phase of input signals from the TRGCLKj pin (j = A or B) as listed in **Table 22.12 Increment and Decrement Conditions for TRG Register**.

# 22.2.2 Timer RG Count Control Register (TRGCNTC)

Address 0171h Bit b7 b6 b5 b4 b3 b2 b1 b0 CNTEN0 Symbol CNTEN7 CNTEN6 CNTEN5 CNTEN4 CNTEN3 CNTEN2 CNTEN1 After Reset 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	CNTEN0	Counter enable bit 0	Disabled     Decrement     When TRGCLKA input is high and at the rising edge of TRGCLKB input	R/W
b1	CNTEN1	Counter enable bit 1	O: Disabled     1: Decrement     When TRGCLKB input is low and     at the rising edge of TRGCLKA input	R/W
b2	CNTEN2	Counter enable bit 2	O: Disabled     1: Decrement     When TRGCLKA input is low and     at the falling edge of TRGCLKB input	R/W
b3	CNTEN3	Counter enable bit 3	O: Disabled     1: Decrement     When TRGCLKB input is high and     at the falling edge of TRGCLKA input	R/W
b4	CNTEN4	Counter enable bit 4	O: Disabled I: Increment When TRGCLKB input is low and at the falling edge of TRGCLKA input	R/W
b5	CNTEN5	Counter enable bit 5	O: Disabled     I: Increment     When TRGCLKA input is high and     at the falling edge of TRGCLKB input	R/W
b6	CNTEN6	Counter enable bit 6	Disabled     I: Increment     When TRGCLKB input is high and     at the rising edge of TRGCLKA input	R/W
b7	CNTEN7	Counter enable bit 7	O: Disabled     1: Increment     When TRGCLKA input is low and     at the rising edge of TRGCLKB input	R/W

The TRGCNTC register is used in phase counting mode. This register sets its count conditions.

# 22.2.3 Timer RG Control Register (TRGCR)

Address	0172h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	CCLR1	CCLR0	CKEG1	CKEG0	TCK2	TCK1	TCK0
After Reset	1	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0 b1 b2	TCK0 TCK1 TCK2	Count source select bit (1)	b2 b1 b0 0 0 0: f1 0 0 1: Do not set. 0 1 0: f4 0 1 1: f8 1 0 0: f32 1 0 1: TRGCLKA input 1 1 0: Do not set. 1 1 1: TRGCLKB input	R/W R/W R/W
b3 b4	CKEG0 CKEG1	External clock active edge select bit <sup>(1)</sup>	0 0: Count at the rising edge 0 1: Count at the falling edge 1 0: Count at both the rising/falling edges 1 1: Do not set.	R/W R/W
b5 b6	CCLR0 CCLR1	TRG register clear source select bit	<ul> <li>0 0: Clear disabled</li> <li>0 1: TRG register cleared by input capture or compare match with TRGGRA register</li> <li>1 0: TRG register cleared by input capture or compare match with TRGGRB register</li> <li>1 1: Do not set.</li> </ul>	R/W R/W
b7	_	Nothing is assigned. If neces	sary, set to 0. When read, the content is 1.	

## Note:

<sup>1.</sup> In phase counting mode, the settings of bits TCK0 to TCK2 and bits CKEG0 and CKEG1 are disabled and the operation of phase counting mode has priority.

# 22.2.4 Timer RG Interrupt Enable Register (TRGIER)

Address	0173h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	OVIE	UDIE	IMIEB	IMIEA
After Reset	1	1	1	1	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	IMIEA	Input-capture/compare-match interrupt enable bit A	O: Interrupt by IMFA bit disabled     I: Interrupt by IMFA bit enabled	R/W
b1	IMIEB	Input-capture/compare-match interrupt enable bit B	O: Interrupt by IMFB bit disabled     I: Interrupt by IMFB bit enabled	R/W
b2	UDIE	Underflow interrupt enable bit	O: Interrupt by UDF bit disabled     I: Interrupt by UDF bit enabled	R/W
b3	OVIE	Overflow interrupt enable bit	O: Interrupt by OVF bit disabled     I: Interrupt by OVF bit enabled	R/W
b4	_	Nothing is assigned. If necessary, set to 0. V	When read, the content is 1.	
b5	_			
b6	_			
b7	_			

#### 22.2.5 **Timer RG Status Register (TRGSR)**

Address 0174h Bit b5 b7 b6 b4 b3 b2 b1 b0 Symbol DIRF **OVF** UDF **IMFB IMFA** After Reset n n 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	IMFA	Input-capture/compare-match		R/W
		flag A	Write 0 after reading. (1, 2)	
b1	IMFB	Input-capture/compare-match	[Condition for setting to 1]	R/W
		flag B	Refer to Table 22.3 Conditions for Setting Bit of Each	
b2	UDF	Underflow flag	Flag to 1.	R/W
b3	OVF	Overflow flag		R/W
b4	DIRF	Count direction flag	0: TRG register is decremented	R
			1: TRG register is incremented	
b5	_	Nothing is assigned. If necessa	ary, set to 0. When read, the content is 1.	_
b6	_			
b7	_			

#### Notes:

- 1. The results of writing to these bits are as follows:
  - The bit is set to 0 when it is first read as 1 and then 0 is written to it.
  - The bit remains unchanged even if it is first read as 0 and then 0 is written to it because its previous value is retained. (The bit's value remains 1 even if it is set to 1 from 0 after being read as 0 and having 0 written to it because its previous value is retained.)
  - The bit's value remains unchanged if 1 is written to it.
- 2. When setting bits IMFA, IMFB, UDF, or OVF to 0, use the MOV instruction to ensure that only the specified bits are written to 0 and the other bits are written to 1. Write 0Fh to this register immediately after writing to these bits. Do not generate an interrupt or a DTC transfer until 0Fh is written.

When reading the TRGSR register after writing to it, insert one or more NOP instructions between the instructions used for writing and reading.

**Table 22.3** Conditions for Setting Bit of Each Flag to 1

Bit Symbol	Timer	Mode	- PWM Mode	
	Input Capture Function	Output Compare Function		
IMFA	TRGIOA pin input edge (1)	When the values of registers TRG and TRGGRA match.		
IMFB	TRGIOB pin input edge (1)	When the values of registers TRG and TRGGRB match.		
UDF	When the TRG register underflows.			
OVF	When the TRG register overflows.			

#### Note:

1. Edge selected by bits IOi0 and IOi1 (j = A or B) in the TRGIOR register.

#### 22.2.6 Timer RG I/O Control Register (TRGIOR)

Address 0175h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	BUFB	IOB2	IOB1	IOB0	BUFA	IOA2	IOA1	IOA0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	IOA0	TRGGRA control bit	Function varies depending on the operating mode (function).	R/W
b1	IOA1			R/W
b2	IOA2	TRGGRA mode	0: Output compare function (1)	R/W
		select bit	1: Input capture function (2)	
b3	BUFA	TRGGRC register function	0: Not used as the buffer register of the TRGGRA register	R/W
		select bit	1: Used as the buffer register of the TRGGRA register	
b4	IOB0	TRGGRB control bit	Function varies depending on the operating mode (function).	R/W
b5	IOB1			R/W
b6	IOB2	TRGGRB mode	0: Output compare function (3)	R/W
		select bit	1: Input capture function (4)	
b7	BUFB	TRGGRD register function	0: Not used as the buffer register of the TRGGRB register	R/W
		select bit	1: Used as the buffer register of the TRGGRB register	

#### Notes:

- 1. When the IOA2 bit is set to 0 (output compare function), the TRGGRA register functions as a compare match register. After a reset, the TRGIOA pin outputs a low-level signal until the first compare match occurs.
- 2. When the IOA2 bit is set to 1 (input capture function), the TRGGRA register functions as an input capture
- 3. When the IOB2 bit is set to 0 (output compare function), the TRGGRB register functions as a compare match register. After a reset, the TRGIOB pin outputs a low-level signal the until the first compare match occurs.
- 4. When the IOB2 bit is set to 1 (input capture function), the TRGGRB register functions as an input capture

# 22.2.7 Timer RG Counter (TRG)


Address (	Address 0177h to 0176h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	_
After Reset	0	0	0	0	0	0	0	0
Bit	b15	b14	b13	b12	b11	b10	b9	b8
Symbol	_	_	_	_	_	_	_	_
After Reset	0	0	0	0	0	0	0	0

Bit	Function	Setting Range	R/W
b15 to b0	In phase counting mode, count operation is increment/decrement.	0000h to FFFFh	R/W
	In other modes, count operation is increment.		

The TRG register is connected to the CPU via the internal 16-bit bus and should be always accessed in 16-bit units. This register operates incrementing/decrementing and can also operate free-running, period counting, or external event counting. It can be cleared to 0000h by a compare match with the corresponding TRGGRA or TRGGRB register, or an input capture to the TRGGRA or TRGGRB register (count clear function). When the TRGCR register overflows (FFFFh  $\rightarrow$  0000h), the OVF bit in the TRGSR register is set to 1. When the TRGCR register underflows (0000h  $\rightarrow$  FFFFh), the UDF bit in the TRGSR register is set to 1.

#### 22.2.8 Timer RG General Register A, B, C, D (TRGGRA, TRGGRB, TRGGRC, TRGGRD)

Address 0179h to 0178h (TRGGRA), 017Bh to 017Ah (TRGGRB), 017Dh to 017Ch (TRGGRC), 017Fh to 017Eh (TRGGRD)



Bit	Function	R/W
b15 to b0	Function varies depending on the operating mode.	R/W

TRGGRA and TRGGRB are 16-bit readable/writable registers with both the output compare and input capture register functions. Switching between these functions is accomplished by means of a setting in the TRGIOR register.

When registers TRGGRA and TRGGRB are used as output compare registers, the values of registers TRGGRA and TRGGRB and the value of the TRG register are always compared. When their values match (compare match), bits IMFA and IMFB in the TRGSR register are set to 1. Compare match output can be selected by setting the TRGIOR register.

When registers TRGGRA and TRGGRB are used as input capture registers, the value of the TRG register is stored when an externally input capture signals is detected. Bits IMFA and IMFB in the TRGSR register are set to 1 at this time. The detection edge of input capture signals is selected by setting the TRGIOR register. In PWM mode, the settings of the TRGIOR register are ignored.

The TRGGRC register can also be used as the buffer register of the TRGGRA register, and the TRGGRD register can be used as the buffer register of the TRGGRB register, respectively. These functions can be selected by setting bits BUFA and BUFB in the TRGIOR register.

For example, when the TRGGRA register is set as an output compare register and the TRGGRC register is set as the buffer register of the TRGGRA register, the value of the TRGGRC register is transferred to the TRGGRA register each time compare match A occurs.

When the TRGGRA register is set as an input capture register and the TRGGRC register is set as the buffer register of the TRGGRA register, the value of the TRG register is transferred to the TRGGRA register and the value of the TRGGRA register value is transferred to the TRGGRC register each time an input capture occurs.

Registers TRGGRA and TRGGRB are connected to the CPU via the internal 16-bit bus and should be accessed in 16-bit units. These registers are set as output compare registers (pin output disabled) after a reset.

# 22.2.9 Timer RG Pin Select Register (TRGPSR)

Address 0187h

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	TRGCLKBSEL0	TRGCLKASEL0	TRGIOBSEL0	TRGIOASEL0	_	_	_	_	
After Reset	0	0	0	0	0	0	0	0	•

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessary, set to (	0. When read, the content is 0.	_
b1	_			
b2	_			
b3	_			
b4	TRGIOASEL0	TRGIOA pin select bit	0: TRGIOA pin not used 1: TRGIOA pin used	R/W
b5	TRGIOBSEL0	TRGIOB pin select bit	0: TRGIOB pin not used 1: TRGIOB pin used	R/W
b6	TRGCLKASEL0	TRGCLKA pin select bit	0: TRGCLKA pin not used 1: TRGCLKA pin used	R/W
b7	TRGCLKBSEL0	TRGCLKB pin select bit	0: TRGCLKB pin not used 1: TRGCLKB pin used	R/W

The TRGPSR register selects which pin is assigned as the timer RG input/output. To use the I/O pins for timer RG, set this register.

Set the TRGPSR register before setting the timer RG associated registers. Also, do not change the setting value of this register during timer RG operation.

# 22.3 Common Items for Multiple Modes

## 22.3.1 Count Sources

Table 22.4 lists the Count Source Selection, and Figure 22.2 shows the Count Source Block Diagram. When phase counting mode is selected, the settings of bits TCK0 to TCK2 and bits CKEG0 and CKEG1 in the TRGCR register are disabled.

Table 22.4 Count Source Selection

Count Source	Selection Method
f1, f4, f8, f32	The count source is selected by bits TCK0 to TCK2 in the TRGCR register.
External signal input to TRGCLKA or TRGCLKB pin	<ul> <li>Bits TCK2 to TCK0 in the TRGCR register are set to 101b (TRGCLKA input) or 111b (TRGCLKB input).</li> <li>The active edge is selected by bits CKEG0 and CKEG1 in the TRGCR register.</li> <li>The corresponding bit in the direction register is set to 0 (input mode).</li> </ul>




Figure 22.2 Count Source Block Diagram

The pulse width of an external clock input to the TRGCLKj pin (j = A or B) should be set to three cycles or more of the timer RG operating clock. (See **Table 22.1 Timer RG Operating Clocks.**)

# 22.3.2 Buffer Operation

The BUFA or BUFB bit in the TRGIOR register can be used to select the TRGGRC or TRGGRD register as the buffer register of the TRGGRA or TRGGRB register.

- Buffer register of TRGGRA register: TRGGRC register
- Buffer register of TRGGRB register: TRGGRD register

Buffer operation differs depending on the mode.

Table 22.5 lists the Buffer Operation in Each Mode, Figure 22.3 shows the Buffer Operation of Input Capture Function, and Figure 22.4 shows the Buffer Operation of Output Compare Function.

Table 22.5 Buffer Operation in Each Mode

Function, Mode	Transfer Timing	Transfer Destination Register
Input capture function	Input capture signal input	The content of the TRGGRA
		(TRGGRB) register is transferred to
		the buffer register.
Output compare function	Compare match between the TRG	The content of the buffer register is
DWM made	register and the TRGGRA (TRGGRB)	transferred to the TRGGRA
PWM mode	register	(TRGGRB) register.




Figure 22.3 Buffer Operation of Input Capture Function




Figure 22.4 Buffer Operation of Output Compare Function

# 22.3.3 Digital Filter

The input to TRGIOj (j = A or B) is sampled and the level is determined when three matches occur. The digital filter function and sampling clock are selected by using the TRGMR register.

Figure 22.5 shows a Block Diagram of Digital Filter.




Figure 22.5 Block Diagram of Digital Filter

# 22.4 Timer Mode (Input Capture Function)

The value of the TRG register can be transferred to the TRGGRA or TRGGRB register when the input edge of the input capture/output compare pin (TRGIOA or TRGIOB) is detected. The detection edge can be selected from the rising edge, falling edge, or both edges.

The input capture function can be used for measuring pulse widths and periods.

Table 22.6 lists the Input Capture Function Specifications.

**Table 22.6 Input Capture Function Specifications** 

Item	Specification
Count sources	f1, f4, f8, f32, or external signal input to the TRGCLKj pin (active edge selectable by a program)
Count operation	Increment
Count period	When bits CCLR1 to CCLR0 in the TRGCR register are set to 00b (free-running operation)  1/fk × 65,536 fk: Frequency of count source
Count start condition	1 (count starts) is written to the TSTART bit in the TRGMR register.
Count stop condition	0 (count stops) is written to the TSTART bit in the TRGMR register.
Interrupt request generation timing	<ul><li>Input capture (active edge of the TRGIOj input)</li><li>TRG register overflow</li></ul>
TRGIOA/TRGIOB	Programmable I/O port or input-capture input
pins function	(selectable for each individual pin)
TRGCLKA/TRGCLKB pins function	Programmable I/O port or external clock input
Read from timer	The count value can be read by reading the TRG register.
Write to timer	The TRG register can be written to.
Selectable functions	<ul> <li>Input-capture input pin selection Either one or both of pins TRGIOA and TRGIOB</li> <li>Active edge selection for input-capture input Rising edge, falling edge, or both rising and falling edges</li> <li>Timing for setting the TRG register to 0000h Overflow or input capture</li> <li>Buffer operation (Refer to 22.3.2 Buffer Operation.)</li> <li>Digital filter (Refer to 22.3.3 Digital Filter.)</li> </ul>

j = A or B

# 22.4.1 Timer RG I/O Control Register (TRGIOR) in Timer Mode (Input Capture Function)

Address 0175h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	BUFB	IOB2	IOB1	IOB0	BUFA	IOA2	IOA1	IOA0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0 b1	IOA0 IOA1	TRGGRA control bit	0 0: Input capture to TRGGRA at the rising edge 0 1: Input capture to TRGGRA at the falling edge 1 0: Input capture to TRGGRA at both edges 1 1: Do not set.	R/W R/W
b2	IOA2	TRGGRA mode select bit (1)	Set to 1 (input capture) for the input capture function.	R/W
b3	BUFA	TRGGRC register function select bit	Not used as the buffer register of the TRGGRA register     Used as the buffer register of the TRGGRA register	R/W
b4 b5	IOB0 IOB1	TRGGRB control bit	0 0: Input capture to TRGGRB at the rising edge 0 1: Input capture to TRGGRB at the falling edge 1 0: Input capture to TRGGRB at both edges 1 1: Do not set.	R/W R/W
b6	IOB2	TRGGRB mode select bit (2)	Set to 1 (input capture) for the input capture function.	R/W
b7	BUFB	TRGGRD register function select bit	Not used as the buffer register of the TRGGRB register     Used as the buffer register of the TRGGRB register	R/W

#### Notes:

- 1. When the IOA2 bit is set to 1 (input capture function), the TRGGRA register functions as an input capture register.
- 2. When the IOB2 bit is set to 1 (input capture function), the TRGGRB register functions as an input capture register.

# 22.4.2 Procedure Example for Setting Input Capture Operation

Figure 22.6 shows a Procedure Example for Setting Input Capture Operation.




Figure 22.6 Procedure Example for Setting Input Capture Operation

# 22.4.3 Input Capture Signal Timing

The rising edge, falling edge, or both edges can be selected for input-capture input by setting the TRGIOR register.

Figure 22.7 shows the Input-Capture Input Signal Timing.

The pulse width of input-capture input signals should be 1.5 f1 or more for a single edge and 2.5 f1 or more for both edges.




Figure 22.7 Input-Capture Input Signal Timing

# 22.4.4 Operating Example

Figure 22.8 shows an Operating Example of Input Capture.

This example applies when both the rising and falling edges are selected as the input-capture input edge for the TRGIOA pin, the falling edge is selected as the input-capture input edge for the TRGIOB pin, and the TRG register is set to be cleared by the input capture to the TRGGRB register.

- (1) Use the TRGIOR register to set registers TRGGRA and TRGGRB as input capture registers and select the input edge of input capture signals from the following three: the rising edge, falling edge, or both edges.
- (2) Set the TSTART bit in TRGMR to 1 and start the count operation of the TRG register.




Figure 22.8 Operating Example of Input Capture

# 22.5 Timer Mode (Output Compare Function)

This mode (output compare function) detects when the contents of the TRG register and the TRGGRA or TRGGRB register match (compare match). When a match occurs, a signal is output from the TRGIOA or TRGIOB pin at a given level.

Table 22.7 lists the Output Compare Function Specifications.

**Table 22.7 Output Compare Function Specifications** 

Item	Specification				
Count sources	f1, f4, f8, f32, or				
	external signal input to the TRGCLKj pin (active edge selectable by a				
	program)				
Count operation	Increment				
Count periods	When bits CCLR1 to CCLR0 in the TRGCR register are set to 00b				
	(free-running operation)				
	1/fk × 65,536 fk: Frequency of count source				
	When bits CCLR1 to CCLR01 in the TRGCR register are set to 01b or				
	10b (TRG is set to 0000h by a compare match with TRGGRj)				
	1/fk × (n+1)				
	n: Value set in TRGGRj register				
Waveform output timing	Compare match				
Count start condition	1 (count starts) is written to the TSTART bit in the TRGMR register.				
Count stop condition	0 (count stops) is written to the TSTART bit in the TRGMR register.				
Interrupt request generation	Compare match (the contents of the TRG register and the TRGGR)				
timing	register match)				
	TRG register overflow				
TRGIOA/TRGIOB	Programmable I/O port or output-compare output				
pins function	(selectable for each individual pin)				
TRGCLKA/TRGCLKB	Programmable I/O port or external clock input				
pins function					
Read from timer	The count value can be read by reading the TRG register.				
Write to timer	The TRG register can be written to.				
Selectable functions	Output-compare output pin selection				
	Either one or both of pins TRGIOA and TRGIOB				
	Output level selection at compare match				
	Low-level output, high-level output, or inverted output level				
	Timing for setting the TRG register to 0000h				
	Overflow or compare match with the TRGGRj register				
	Buffer operation (Refer to 22.3.2 Buffer Operation.)				

j = A or B

# 22.5.1 Timer RG I/O Control Register (TRGIOR) in Timer Mode (Output Compare Function)

Address 0175h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	BUFB	IOB2	IOB1	IOB0	BUFA	IOA2	IOA1	IOA0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	IOA0	TRGGRA control bit	0 0: Pin output by compare match is disabled	R/W
b1	IOA1		(TRGIOA pin functions as a programmable I/O port) 0 1: Low-level output at compare match with TRGGRA 1 0: High-level output at compare match with TRGGRA 1 1: Toggle output at compare match with TRGGRA	R/W
b2	IOA2	TRGGRA mode select bit <sup>(1)</sup>	Set to 0 (output compare) for the output compare function.	R/W
b3	BUFA	TRGGRC register function select bit	Not used as the buffer register of the TRGGRA register     Used as the buffer register of the TRGGRA register	R/W
b4	IOB0	TRGGRB control bit	0.04 Discoutant by compare motels is discalled (TDCIOD sin	R/W
b5	IOB1		<ul> <li>0 0: Pin output by compare match is disabled (TRGIOB pin functions as a programmable I/O port)</li> <li>0 1: Low-level output at compare match with TRGGRB</li> <li>1 0: High-level output at compare match with TRGGRB</li> <li>1 1: Toggle output at compare match with TRGGRB</li> </ul>	R/W
b6	IOB2	TRGGRB mode select bit <sup>(2)</sup>	Set to 0 (output compare) for the output compare function.	R/W
b7	BUFB	TRGGRD register function select bit	Not used as the buffer register of the TRGGRB register     Used as the buffer register of the TRGGRB register	R/W

#### Notes:

1. When the IOA2 bit is set to 0 (output compare function), the TRGGRA register functions as a compare match register. After a reset, the TRGIOA pin outputs as follows until the first compare match occurs.

IOA1 to IOA0 = 01b: High-level output

10b: Low-level output

11b: Low-level output

2. When the IOB2 bit is set to 0 (output compare function), the TRGGRB register functions as a compare match register. After a reset, the TRGIOB pin outputs as follows until the first compare match occurs.

IOB1 to IOB0 = 01b: High-level output

10b: Low-level output11b: Low-level output

# 22.5.2 Procedure Example for Setting Waveform Output by Compare Match

Figure 22.9 shows an Operating Example of Waveform Output by Compare Match.




Figure 22.9 Operating Example of Waveform Output by Compare Match

## 22.5.3 Output-Compare Output Timing

A compare match signal is generated at the last state when the TRG register and the TRGGRA or TRGGRB register match (according to the timing for updating the count value that the TRG register matches). When a compare match signal is generated, the output value set by the TRGIOR register is output to the output-compare output pin (TRGIOA or TRGIOB). After the TRG register and the TRGGRA or TRGGRB register match, no compare match signal is generated until the TRG input clock is generated.

Figure 22.10 shows the Output-Compare Output Timing.




Figure 22.10 Output-Compare Output Timing

# 22.5.4 Operating Example

Figure 22.11 shows an Operating Example of Low-Level Output and High-Level Output.

This example applies when the TRG register is set for free-running operation, low-level output at compare match A is selected, and high-level output at compare match B is selected. When the selected level and the pin level match, the pin level does not change.




Figure 22.11 Operating Example of Low-Level Output and High-Level Output

Figure 22.12 shows an Operating Example of Toggle Output.

This example applies when the TRG register is set for period counting operation (counter clear by compare match B), and toggle output at both compare match A and B is selected.

Use the TRGIOR register to select the compare match output from the following three: low-level output, high-level output, or toggle output. When waveform output mode is selected, the ports function as the compare match output pins (TRGIOA and TRGIOB).

Set the timing for generating a compare match in registers TRGGRA and TRGGRB.

Set the TSTART bit in the TRGMR register to 1 to start the count operation of the TRG register.




Figure 22.12 Operating Example of Toggle Output

## 22.6 PWM Mode

In PWM mode, registers TRGGRA and TRGGRB are used as a pair and a PWM waveform is output from the TRGIOA output pin. The output setting in the TRGIOR register is invalid for the pins set to PWM mode. Set the high-level output timing for PWM waveforms in the TRGGRA register and the low-level output timing for PWM waveforms in the TRGGRB register.

By selecting a compare match with either the TRGGRA or TRGGRB register as the counter clear source for the TRG register, a PWM waveform with a duty of 0% to 100% can be output from the TRGIOA pin.

Table 22.8 lists the PWM Mode Specifications, and Table 22.9 lists the Combination of PWM Output Pins and Registers. When the setting values of registers TRGGRA and TRGGRB are the same, the output value does not change even if a compare match occurs.

Table 22.8 PWM Mode Specifications

Item	Specification	
Count sources	f1, f4, f8, f32, or	
	external signal input to the TRGCLKj pin (active edge selectable by a	
	program)	
Count operation	Increment	
PWM waveform	The high-level output timing for PWM waveforms is set in	
	the TRGGRA register.	
	The low-level output timing for PWM waveforms is set in	
	the TRGGRB register.	
Count start condition	1 (count starts) is written to the TSTART bit in the TRGMR register.	
Count stop condition	0 (count stops) is written to the TSTART bit in the TRGMR register.	
Interrupt request generation	Compare match (the contents of the TRG register and the TRGR)	
timing	register match)	
	TRG register overflow	
TRGIOA pin function	PWM output	
TRGIOB pin function	Programmable I/O port	
TRGCLKA/TRGCLKB	Programmable I/O port or external clock input	
pins function		
Read from timer	The count value can be read by reading the TRG register.	
Write to timer	The TRG register can be written to.	
Selectable functions	Timing for setting the TRG register to 0000h	
	Overflow or compare match with the TRGGRj register	
	Buffer operation (Refer to 22.3.2 Buffer Operation.)	

j = A or B

Table 22.9 Combination of PWM Output Pins and Registers

Output Pin	High-Level Output	Low-Level Output
TRGIOA	TRGGRA	TRGGRB
TRGIOB	I/O port function	

## 22.6.1 Procedure Example for Setting PWM Mode

Figure 22.13 shows a Procedure Example for Setting PWM Mode.




Figure 22.13 Procedure Example for Setting PWM Mode

### 22.6.2 Operating Example

Figure 22.14 shows an Operating Example in PWM Mode (1).

When PWM mode is selected while the TRGIOASEL0 bit in the TRGSR register is set to 1, the TRGIOA pin automatically functions as an output pin, high-level output at compare match with the TRGGRA register is selected, and low-level output at compare match with the TRGGRB register is selected. However, regardless of the setting of the TRGIOR register, the TRGIOB pin functions as an I/O port.

This example applies when a compare match with the TRGGRA or TRGGRB register is set as the counter clear source for the TRG register. The initial status of the TRGIOA pin depends only on the counter clear sources. This correspondence is shown in Table 22.10.

Table 22.10 Correspondence between Initial Status of TRGIOA Pin and Counter Clear Sources

Counter Clear Source	Initial Status of TRGIOA Pin					
Compare match with TRGGRA register	High					
Compare match with TRGGRB register	Low					




Figure 22.14 Operating Example in PWM Mode (1)

Figure 22.15 shows an example for outputting a PWM waveform with a duty of 0% and 100%.

The PWM waveform duty is set to 0% when a compare match with the TRGGRB register is set as the counter clear source under the following conditions:

- TRGGRA setting value > TRGGRB setting value
- The PWM waveform duty is set to 100% when a compare match with TRGGRA register is set as the counter clear source under the following conditions:
- TRGGRB setting value > TRGGRA setting value




Figure 22.15 Operating Example in PWM Mode (2)

## 22.7 Phase Counting Mode

In phase counting mode, the phase difference between the external input signals from two pins TRGCLKA and TRGCLKB is detected and the TRG register is incremented or decremented.

When phase counting mode is selected while the bits TRGCLKASEL0 and TRGCLKBSEL0 are set to 1, regardless of the settings of bits TCK0 to TCK2 and bits CKEG0 and CKEG1 in the TRGCR register, pins TRGCLKA and TRGCLKB automatically function as external clock input pins and the TRG register is incremented or decremented by setting bits CNTEN0 to CNTEN7 in the TRGCNTC register. However, bits CCLR0 and CCLR1 in the TRGCR register and registers TRGIOR, TRGIER, TRGSR, TRGGRA, and TRGGRB are enabled, so the input capture/output compare function, PWM output function, and interrupt sources can be used.

The TRG register operates counting at both the rising and falling edges of the TRGCLKA or TRGCLKB pin by setting bits CNTEN0 to CNTEN7. Table 22.11 lists the Phase Counting Mode Specifications, and Table 22.12 lists the Increment and Decrement Conditions for TRG Register.

Table 22.11 Phase Counting Mode Specifications

Item	Specification
Count source	External signal input to the TRGCLKj pin
Count operations	Increment/decrement
Count start condition	1 (count starts) is written to the TSTART bit in the TRGMR register.
Count stop condition	0 (count stops) is written to the TSTART bit in the TRGMR register.
Interrupt request generation timing	<ul> <li>Input capture (active edge of the TRGIOj input)</li> <li>Compare match (the contents of the TRG register and the TRGGRj register match)</li> <li>TRG register underflow</li> <li>TRG register overflow</li> </ul>
TRGIOA pin function	Programmable I/O port, input-capture input, output-compare output, or PWM output
TRGIOB pin function	Programmable I/O port, input-capture input, or output-compare output
TRGCLKA/TRGCLKB pins function	External clock input
Read from timer	The count value can be read by reading the TRG register.
Write to timer	The TRG register can be written to.
Selectable functions	<ul> <li>Selection of counter increment and decrement conditions Selectable by bits CNTEN7 to CNTEN0 bits in the TRGCNTC register.</li> <li>The input capture/output compare function and PWM function can be used.</li> </ul>

j = A or B

Table 22.12 Increment and Decrement Conditions for TRG Register

TRGCLKB pin	4	<u> </u>	Hi	gh	7	7	Lo	w	Hi	gh	J	<u>'</u>	Lo	)W	4	<b>T</b>
TRGCLKA pin	Lo	w	4	<u> </u>	Hi	gh	7	Z	1	<u> </u>	Lo	w	4	7	Hi	gh
Bits CNTEN7 to CNTEN0 in TRGCNTC register	CNT	EN7	CNT	EN6	CNT	EN5	CNT	EN4	CNT	EN3	CNT	EN2	CNT	EN1	CNT	EN0
Value	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
Count direction	=	+1	=	+1	-	+1	-	+1	ı	-1	ı	-1	-	-1	=	-1

# 22.7.1 Timer RG Control Register (TRGCR) in Phase Counting Mode

Address	0172h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	CCLR1	CCLR0	CKEG1	CKEG0	TCK2	TCK1	TCK0
After Reset	1	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TCK0	Count source select bit	Disabled in phase counting mode.	R/W
b1	TCK1			R/W
b2	TCK2			R/W
b3	CKEG0	External clock active edge	Disabled in phase counting mode.	R/W
b4	CKEG1	select bit		R/W
b5	CCLR0	TRG register clear select bit	0 0: Clear disabled	R/W
b6	CCLR1		0 1: TRG register cleared by input capture or compare match with TRGGRA     1 0: TRG register cleared by input capture or compare match with TRGGRB     1 1: Do not set.	R/W
b7	_	Nothing is assigned. If necessal	ry, set to 0. When read, the content is 1.	<u> </u>

## 22.7.2 Procedure Example for Setting Phase Counting Mode

Figure 22.16 shows a Procedure Example for Setting Phase Counting Mode.




Figure 22.16 Procedure Example for Setting Phase Counting Mode

# 22.7.3 Operating Example

Figures 22.17 to 22.20 show operating examples in phase counting mode. Table 22.12 lists the Increment and Decrement Conditions for TRG Register.

In phase counting mode, the TRG register is incremented or decremented at both the rising ( $\frac{1}{4}$ ) and falling ( $\frac{1}{4}$ ) edges of the TRGCLKA or TRGCLKB pin by setting bits CNTEN0 to CNTEN7 in the TRGCNTC register.




Figure 22.17 Operating Example in Phase Counting Mode 1




Figure 22.18 Operating Example in Phase Counting Mode 2




Figure 22.19 Operating Example in Phase Counting Mode 3




Figure 22.20 Operating Example in Phase Counting Mode 4

### 22.8 Timer RG Interrupt

Timer RG generates a timer RG interrupt request from four sources. The timer RG interrupt uses the single TRGIC register (bits IR and ILVL0 to ILVL2) and a single vector.

Table 22.13 lists the Registers Associated with Timer RG Interrupt, and Figure 22.21 is a Block Diagram of Timer RG Interrupt.

Table 22.13 Registers Associated with Timer RG Interrupt

Timer RG	Timer RG	Timer RG
Status Register	Interrupt Enable Register	Interrupt Control Register
TRGSR	TRGIER	TRGIC




Figure 22.21 Block Diagram of Timer RG Interrupt

Like other maskable interrupts, the timer RG interrupt is controlled by the combination of the I flag, IR bit, bits ILVL0 to ILVL2, and IPL. However, it differs from other maskable interrupts in the following respects because a single interrupt source (timer RG interrupt) is generated from multiple interrupt request sources.

- The IR bit in the TRGIC register is set to 1 (interrupt requested) when a bit in the TRGSR register is set to 1 and the corresponding bit in the TRGIER register is also set to 1 (interrupt enabled).
- The IR bit is set to 0 (no interrupt requested) when either the bit in the TRGSR register or the corresponding bit in the TRGIER register is set to 0, or both are set to 0. In other words, the interrupt request is not maintained even if the IR bit is once set to 1 but the interrupt is not acknowledged.
- If another interrupt source is triggered after the IR bit is set to 1, the IR bit remains set to 1 and does not change.
- If multiple bits in the TRGIER register are set to 1, use the TRGSR register to determine the source of the interrupt request.
- The bits in the TRGSR register are not automatically set to 0 when an interrupt is acknowledged. Set them to 0 within the interrupt routine. Refer to 22.2.5 Timer RG Status Register (TRGSR), for the procedure for setting these bits to 0.

Refer to **22.2.4 Timer RG Interrupt Enable Register** (**TRGIER**), for details of the TRGIER register. Refer to **11.3 Interrupt Control**, for details of the TRGIC register and **11.1.5.2 Relocatable Vector Tables**, for information on interrupt vectors.

### 22.9 Notes on Timer RG

## 22.9.1 Phase Difference, Overlap, and Pulse Width in Phase Counting Mode

The phase difference and overlap between the external input signals from pins TRGCLKA and TRGCLKB should be 1.5 f1 or more, respectively. The pulse width should be 2.5 f1 or more. Figure 22.22 shows the Phase Difference, Overlap, and Pulse Width in Phase Counting Mode.




Figure 22.22 Phase Difference, Overlap, and Pulse Width in Phase Counting Mode

## 22.9.2 Timer RG Counter (TRG)

When writing to the TRG register or TRGCR register, make sure the TSTART bit in the TRGMR register to 0 (count stops).

# 23. Serial Interface (UARTi (i = 0 or 1))

The serial interface consists of three channels, UART0 to UART2. This chapter describes UARTi (i = 0 or 1).

### 23.1 Introduction

UART0 and UART 1 have a dedicated timer to generate a transfer clock and operate independently. Clock synchronous serial I/O mode and clock asynchronous serial I/O mode (UART mode) are supported.

Figure 23.1 shows a Block Diagram of UARTi (i = 0 or 1). Figure 23.2 shows a Block Diagram of UARTi (i = 0 or 1) Transmit/Receive Unit. Table 23.1 lists the Pin Configuration of UARTi (i = 0 or 1).




Figure 23.1 Block Diagram of UARTi (i = 0 or 1)




Figure 23.2 Block Diagram of UARTi (i = 0 or 1) Transmit/Receive Unit

Table 23.1 Pin Configuration of UARTi (i = 0 or 1)

Pin Name	Assigned Pin	I/O	Function
TXD0	P13_1	Output	Serial data output
RXD0	P13_2 or P11_4	Input	Serial data input
CLK0	P13_3	I/O	Transfer clock I/O
TXD1	P4_0	Output	Serial data output
RXD1	P4_1	Input	Serial data input
CLK1	P4_2	I/O	Transfer clock I/O

#### 23.2 **Registers**

#### 23.2.1 **UARTi Transmit/Receive Mode Register (UiMR) (i = 0 or 1)**

Address 00A0h (U0MR), 0160h (U1MR)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	PRYE	PRY	STPS	CKDIR	SMD2	SMD1	SMD0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	SMD0	Serial I/O mode select bit	0 0 0: Serial interface disabled	R/W
b1	SMD1		0 0 1: Clock synchronous serial I/O mode	R/W
b2	SMD2		1 0 0: UART mode, transfer data 7 bits long	R/W
			1 0 1: UART mode, transfer data 8 bits long	
			1 1 0: UART mode, transfer data 9 bits long	
			Other than above: Do not set.	
b3	CKDIR	Internal/external clock select bit	0: Internal clock	R/W
			1: External clock	
b4	STPS	Stop bit length select bit	0: One stop bit	R/W
			1: Two stop bits	
b5	PRY	Odd/even parity select bit	Enabled when PRYE = 1	R/W
			0: Odd parity	
			1: Even parity	
b6	PRYE	Parity enable bit	0: Parity disabled	R/W
			1: Parity enabled	
b7	_	Reserved bit	Set to 0.	R/W

#### 23.2.2 **UARTi Bit Rate Register (UiBRG) (i = 0 or 1)**

Address 00A1h (U0BRG), 0161h (U1BRG)

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_	_	_	_	_	_	_	1
After Reset	X	X	X	X	X	X	X	X	_

Bit	Function	Setting Range	R/W
b7 to b0	If the setting value is n, UiBRG divides the count source by n+1.	00h to FFh	W

Write to the UiBRG register while transmission and reception stop.

Use the MOV instruction to write to this register.

Set bits CLK0 and CLK1 in the UiC0 register before writing to the UiBRG register.

# 23.2.3 UARTi Transmit Buffer Register (UiTB) (i = 0 or 1)

Address 00A3h to 00A2h (U0TB), 0163h to 0162h (U1TB)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	_
After Reset	Χ	Χ	Х	Х	Х	Χ	Х	X
Bit	b15	b14	b13	b12	b11	b10	b9	b8
Symbol	_	_	_	_	_	_	_	_
After Reset	Χ	Χ	Χ	Х	Χ	Χ	Χ	X

Bit	Symbol	Function	R/W
b0	_	Transmit data	W
b1	_		
b2	_		
b3	<u> </u>		
b4	_		
b5	_		
b6	_		
b7	_		
b8	_		
b9	_	Nothing is assigned. If necessary, set to 0. When read, the content is undefined.	_
b10	_		
b11	_		
b12	_		
b13	_		
b14	_		
b15	_		

When the transfer data is 9 bits long, write data to the high-order byte first, then low-order byte of the UiTB register.

Use the MOV instruction to write to this register.

#### **UARTi Transmit/Receive Control Register 0 (UiC0) (i = 0 or 1)** 23.2.4

Address 00A4h (U0C0), 0164h (U1C0)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	UFORM	CKPOL	NCH	_	TXEPT	_	CLK1	CLK0
After Reset	0	0	0	0	1	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	CLK0	BRG count source select bit (1)	b1 b0 0 0: f1 selected	R/W
b1	CLK1		0 1: f8 selected	R/W
			1 0: f32 selected	
			1 1: fC selected	
b2	_	Reserved bit	Set to 0.	R/W
b3	TXEPT	Transmit register empty flag	0: Data in the transmit register	R
			(transmission in progress)	
			1: No data in the transmit register	
			(transmission completed)	
b4	_	Nothing is assigned. If necessary,	set to 0. When read, the content is 0.	_
b5	NCH	Data output select bit	0: TXDi pin set as CMOS output	R/W
			1: TXDi pin set as N-channel open-drain output	
b6	CKPOL	CLK polarity select bit	Transmit data output at the falling edge and receive data input at the rising edge of the transfer clock	R/W
			Transmit data output at the rising edge and receive data input at the falling edge of the transfer clock	
b7	UFORM	Transfer format select bit	0: LSB first	R/W
			1: MSB first	

#### Note:

1. If the BRG count source is switched, set the UiBRG register again.

#### 23.2.5 **UARTi Transmit/Receive Control Register 1 (UiC1) (i = 0 or 1)**

Address 00A5h (U0C1), 0165h (U1C1)

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_	UiRRM	UilRS	RI	RE	TI	TE	1
After Reset	0	0	0	0	0	0	1	0	•

Bit	Symbol	Bit Name	Function	R/W
b0	TE	Transmission enable bit	0: Transmission disabled	R/W
			1: Transmission enabled	
b1	TI	Transmit buffer empty flag	0: Data in the UiTB register	R
			1: No data in the UiTB register	
b2	RE	Reception enable bit	0: Reception disabled	R/W
			1: Reception enabled	
b3	RI	Reception complete flag (1)	0: No data in the UiRB register	R
			1: Data in the UiRB register	
b4	UiIRS	UARTi transmit interrupt source	0: Transmit buffer empty (TI = 1)	R/W
		select bit	1: Transmission completed (TXEPT = 1)	
b5	UiRRM	UARTi continuous receive mode	0: Continuous receive mode disabled	R/W
		enable bit <sup>(2)</sup>	1: Continuous receive mode enabled	
b6	_	Nothing is assigned. If necessary, se	t to 0. When read, the content is 0.	_
b7	_			

#### Notes:

- 1. The RI bit is set to 0 when the higher byte of the UiRB register is read.
- 2. In UART mode, set the UiRRM bit to 0 (continuous receive mode disabled).

#### 23.2.6 **UARTi Receive Buffer Register (UiRB) (i = 0 or 1)**

Address 00A7h to 00A6h (U0RB), 0167h to 0166h (U1RB)

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_	_	_	_	_	_	_	1
After Reset	Χ	Χ	Х	Χ	Х	Χ	Х	Х	•
Bit	b15	b14	b13	b12	b11	b10	b9	b8	
Symbol	SUM	PER	FER	OER	_	_	_	_	1
After Reset	X	X	X	X	X	X	X	Х	•

Bit	Symbol	Bit Name	Function	R/W
b0	_	_	Receive data (D7 to D0)	R
b1	_			
b2	_			
b3	_			
b4	_			
b5	_			
b6	_			
b7	_			
b8	_	_	Receive data (D8)	R
b9	_	Nothing is assigned. If necessary, set to	0. When read, the content is undefined.	_
b10	_			
b11	_			
b12	OER	Overrun error flag (1)	0: No overrun error	R
			1: Overrun error	
b13	FER	Framing error flag (1)	0: No framing error	R
			1: Framing error	
b14	PER	Parity error flag (1)	0: No parity error	R
			1: Parity error	
b15	SUM	Error sum flag (1)	0: No error	R
			1: Error	

### Note:

- 1. Bits SUM, PER, FER, and OER are set to 0 (no error) when either of the following is set:
  - Bits SMD2 to SMD0 in the UiMR register are set to 000b (serial interface disabled).
  - The RE bit in the UiC1 register is set to 0 (reception disabled).

The SUM bit is set to 0 (no error) when all of bits PER, FER, and OER are set to 0 (no error).

Bits PER and FER are also set to 0 when the high-order byte of the UiRB register is read.

Always read the UiRB register in 16-bit units.

# 23.2.7 UARTO Pin Select Register (U0SR)

Address	0188h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	CLK0SEL0	_	RXD0SEL0	RXD0SEL1	TXD0SEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TXD0SEL0	TXD0 pin select bit	0: TXD0 pin not used	R/W
			1: TXD0 pin used	
b1	_	Nothing is assigned. If necessary, set t	o 0. When read, the content is 0.	_
b2		RXD0 pin select bit	b3 b2   0 0: RXD0 pin not used	R/W
b3	RXD0SEL1		0 1: P13 2 assigned	R/W
			1 0: P11 4 assigned	
			1 1: Do not set.	
b4	CLK0SEL0	CLK0 pin select bit	0: CLK0 pin not used	R/W
			1: CLK0 pin used	
b5	_	Nothing is assigned. If necessary, set t	o 0. When read, the content is 0.	_
b6	_			
b7	_			

The UOSR register selects which pin is assigned as the UART0 input/output. To use the I/O pins for UART0, set this register.

Set the UOSR register before setting the UART0 associated registers. Also, do not change the setting value of this register during UART0 operation.

#### **UART1 Pin Select Register (U1SR)** 23.2.8

Address	0189h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	CLK1SEL0	_	RXD1SEL0	_	TXD1SEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TXD1SEL0	TXD1 pin select bit	0: TXD1 pin not used	R/W
			1: TXD1 pin used	
b1	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_
b2	RXD1SEL0	RXD1 pin select bit	0: RXD1 pin not used	R/W
			1: RXD1 pin used	
b3	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	
b4	CLK1SEL0	CLK1 pin select bit	0: CLK1 pin not used	R/W
			1: CLK1 pin used	
b5	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	
b6	_			
b7	_			

The U1SR register selects which pin is assigned as the UART1 input/output. To use the I/O pins for UART1, set this register.

Set the U1SR register before setting the UART1 associated registers. Also, do not change the setting value of this register during UART1 operation.

## 23.3 Clock Synchronous Serial I/O Mode

In clock synchronous serial I/O mode, data is transmitted and received using a transfer clock. Table 23.2 lists the Clock Synchronous Serial I/O Mode Specifications. Table 23.3 lists the Registers Used and Settings in Clock Synchronous Serial I/O Mode (1).

Table 23.2 Clock Synchronous Serial I/O Mode Specifications

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clocks	<ul> <li>The CKDIR bit in the UiMR register is set to 0 (internal clock): fi/(2(n+1)) fi = f1, f8, f32, fC n = Value set in UiBRG register: 00h to FFh</li> <li>The CKDIR bit is set to 1 (external clock): Input from the CLKi pin</li> </ul>
Transmit start conditions	To start transmission, the following requirements must be met: (1) The TE bit in the UiC1 register is set to 1 (transmission enabled). The TI bit in the UiC1 register is set to 0 (data in the UiTB register).
Receive start conditions	To start reception, the following requirements must be met: (1) The RE bit in the UiC1 register is set to 1 (reception enabled). The TE bit in the UiC1 register is set to 1 (transmission enabled). The TI bit in the UiC1 register is set to 0 (data in the UiTB register).
Interrupt request generation timing	<ul> <li>For transmission, one of the following can be selected.</li> <li>The UilRS bit is set to 0 (transmit buffer empty): When data is transferred from the UiTB register to the UARTi transmit register (at start of transmission).</li> <li>The UilRS bit is set to 1 (transmission completed): When data transmission from the UARTi transmit register is completed.</li> <li>For reception When data is transferred from the UARTi receive register to the UiRB register (at completion of reception).</li> </ul>
Error detection	Overrun error (2)     This error occurs if the serial interface starts receiving the next unit of data before reading the UiRB register and receives the 7th bit of the next unit of data.
Selectable functions	<ul> <li>CLK polarity selection         Transfer data input/output can be selected to occur synchronously with the rising or the falling edge of the transfer clock.     </li> <li>LSB first, MSB first selection         Whether data transmission/reception begins with bit 0 or begins with bit 7 can be selected.     </li> <li>Continuous receive mode selection         Reception is enabled immediately by reading the UiRB register.     </li> </ul>

### i = 0 or 1Notes:

- 1. When an external clock is selected, the requirements must be met in either of the following states:
  - The external clock is held high when the CKPOL bit in the UiC0 register is set to 0 (transmit data output at the falling edge and receive data input at the rising edge of the transfer clock)
  - The external clock is held low when the CKPOL bit in the UiC0 register is set to 1 (transmit data output at the rising edge and receive data input at the falling edge of the transfer clock)
- 2. If an overrun error occurs, the receive data (b0 to b8) in the UiRB register will be undefined. The IR bit in the SiRIC register remains unchanged.

Table 23.3 Registers Used and Settings in Clock Synchronous Serial I/O Mode (1)

Register	Bit	Function			
UiTB	b0 to b7	Set data transmission.			
UiRB	b0 to b7	Receive data can be read.			
	OER	Overrun error flag			
UiBRG	b0 to b7	Set the transfer rate.			
UiMR	SMD2 to SMD0	Set to 001b.			
	CKDIR	Select an internal clock or external clock.			
UiC0	CLK0, CLK1	Select the count source for the UiBRG register.			
	TXEPT	Transmit register empty flag			
	NCH	Select the output format of the TXDi pin.			
	CKPOL	Select the transfer clock polarity.			
	UFORM	Select LSB first or MSB first.			
UiC1	TE	Set to 1 to enable transmission/reception			
	TI	Transmit buffer empty flag			
	RE	Set to 1 to enable reception.			
	RI	Reception complete flag			
	UilRS	Select the UARTi transmit interrupt source.			
	UiRRM	Set to 1 to use continuous receive mode.			

i = 0 or 1

### Note:

1. Set the bits not listed in this table to 0 when writing to the above registers in clock synchronous serial I/O mode.

Table 23.4 lists the I/O Pin Functions in Clock Synchronous Serial I/O Mode.

After UARTi (i = 0 or 1) operating mode is selected, the TXDi pin outputs a high-level signal until transfer starts. (When the NCH bit is set to 1 (N-channel open-drain output), this pin is in the high-impedance state.)

Table 23.4 I/O Pin Functions in Clock Synchronous Serial I/O Mode

Pin Name	Function	Selection Method
TXD0 (P13_1)	Serial data output	TXD0SEL0 bit in U0SR register = 1
		When N-channel open-drain output is selected,
		PD13_1 bit in PD13 register = 0
		For reception only:
		P13_1 can be used as a port by setting TXD0SEL0 bit = 0.
RXD0 (P13_2	Serial data input	• RXD0 (P13_2)
or P11_4)		Bits RXD0SEL1 to RXD0SEL0 in U0SR register = 01b (P13_2)
		PD0_2 bit in PD0 register = 0
		• RXD0 (P11_4)
		Bits RXD1SEL1 to RXD0SEL0 in U0SR register = 10b (P11_4)
		PD6_4 bit in PD6 register = 0
		• For transmission only: P13_2 and P11_4 can be used as a port by setting bits
		RXD0SEL1 to RXD0SEL0 = 00b.
CLK0 (P13-3)	Transfer clock output	CLK0SEL0 bit in U0SR register = 1
OLIKO (1 13_3)	Transier clock output	CKDIR bit in U0MR register = 0
	Transfer clock input	CLK0SEL0 bit in U0SR register = 1
	Transier Glock input	CKDIR bit in U0MR register = 1
		PD13_3 bit in PD13 register = 0
TXD1 (P4 0)	Serial data output	TXD1SEL0 bit in U1SR register = 1
1 X D 1 (F4_0)	Seriai dala dulpul	When N-channel open-drain output is selected,
		PD4 0 bit in PD4 register = 0
		For reception only:
		P4_0 can be used as a port by setting TXD1SEL0 bit = 0.
RXD1 (P4 1)	Serial data input	RXD1SEL0 bit in U1SR register = 1
[[KD] (F4_1)	Denai dala Ilipul	PD4 1 bit in PD4 register = 0
		For transmission only:
		P4_1 can be used as a port by setting RXD1SEL0 bit = 0.
CLK1 (P4 2)	Transfer clock output	CLK1SEL0 bit in U1SR register = 1
OLKI (F4_2)	Transier Glock output	CKDIR bit in U1MR register = 0
	Transfer clock input	CLK1SEL0 bit in U1SR register = 1
	Transier clock input	CKDIR bit in U1MR register = 0
		PD4 2 bit in PD4 register = 0
<u> </u>		FD4_2 DIL III FD4 Tegister = 0




Figure 23.3 Transmit and Receive Timing in Clock Synchronous Serial I/O Mode

## 23.3.1 Measure for Dealing with Communication Errors

If a communication error occurs while transmitting or receiving in clock synchronous serial I/O mode, follow the procedures below:

- Resetting the UiRB (i = 0 or 1) register
- (1) Set the RE bit in the UiC1 register to 0 (reception disabled).
- (2) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
- (3) Set bits SMD2 to SMD0 in the UiMR register to 001b (clock synchronous serial I/O mode).
- (4) Set the RE bit in the UiC1 register to 1 (reception enabled).
- Resetting the UiTB (i = 0 or 1) register
- (1) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
- (2) Set bits SMD2 to SMD0 in the UiMR register to 001b (clock synchronous serial I/O mode).
- (3) Write 1 to the TE bit in the UiC1 register (transmission enabled), regardless of the TE bit value of the U2C2 register.

## 23.3.2 Polarity Select Function

Figure 23.4 shows the Transfer Clock Polarity. The CKPOL bit in the UiC0 (i = 0 or 1) register can be used to select the transfer clock polarity.




Figure 23.4 Transfer Clock Polarity

### 23.3.3 LSB First/MSB First Select Function

Figure 23.5 shows the Transfer Format. The UFORM bit in the UiC0 (i = 0 or 1) register can be used to select the transfer format.




Figure 23.5 Transfer Format

### 23.3.4 Continuous Receive Mode

Continuous receive mode is selected by setting the UiRRM bit in the UiC1 register (i = 0 or 1) to 1 (continuous receive mode enabled). In this mode, reading the UiRB register sets the TI bit in the UiC1 register to 0 (data in the UiTB register). When the UiRRM bit is set to 1, do not write dummy data to the UiTB register by a program.

# 23.4 Clock Asynchronous Serial I/O (UART) Mode

The UART mode allows data transmission and reception after setting the desired transfer rate and transfer data format.

Table 23.5 lists the UART Mode Specifications, and Table 23.6 lists the Registers Used and Settings in UART Mode.

Table 23.5 UART Mode Specifications

Item	Specification
Transfer data formats	<ul> <li>Character bits (transfer data): Selectable from 7, 8 or 9 bits</li> <li>Start bit: 1 bit</li> <li>Parity bit: Selectable from odd, even, or none</li> <li>Stop bits: Selectable from 1 or 2 bits</li> </ul>
Transfer clocks	<ul> <li>The CKDIR bit in the UiMR register is set to 0 (internal clock): fj/(16(n+1)) fj = f1, f8, f32, fC n = Value set in UiBRG register: 00h to FFh</li> <li>The CKDIR bit is set to 1 (external clock): fEXT/(16(n+1)) fEXT: Input from CLKi pin, n = Value set in UiBRG register: 00h to FFh</li> </ul>
Transmit start conditions	<ul> <li>To start transmission, the following requirements must be met:</li> <li>The TE bit in the UiC1 register is set to 1 (transmission enabled).</li> <li>The TI bit in the UiC1 register is set to 0 (data in the UiTB register).</li> </ul>
Receive start conditions	<ul> <li>To start reception, the following requirements must be met:</li> <li>The RE bit in the UiC1 register is set to 1 (reception enabled).</li> <li>Start bit detection</li> </ul>
Interrupt request generation timing	<ul> <li>For transmission, one of the following can be selected.</li> <li>The UilRS bit is set to 0 (transmit buffer empty): When data is transferred from the UiTB register to the UARTi transmit register (at start of transmission).</li> <li>The UilRS bit is set to 1 (transfer completed): When data transmission from the UARTi transmit register is completed.</li> <li>For reception When data is transferred from the UARTi receive register to the UiRB register (at completion of reception).</li> </ul>
Error detection	<ul> <li>Overrun error (1) This error occurs if the serial interface starts receiving the next unit of data before reading the UiRB register and receive the bit one before the last stop bit of the next unit of data.</li> <li>Framing error This error occurs when the set number of stop bits is not detected.</li> <li>Parity error This error occurs when parity is enabled, and the number of 1's in the parity and character bits do not match the set number of 1's.</li> <li>Error sum flag This flag is set to 1 if an overrun, framing, or parity error occurs.</li> </ul>

i = 0 or 1

Note:

1. If an overrun error occurs, the receive data (b0 to b8) in the UiRB register will be undefined. The IR bit in the SiRIC register remains unchanged.

Table 23.6 Registers Used and Settings in UART Mode

Register	Bit	Function				
UiTB	b0 to b8	Set transmit data. (1)				
UiRB	b0 to b8	Receive data can be read. (2)				
	OER, FER, PER, SUM	Error flag				
UiBRG	b0 to b7	Set the transfer rate.				
UiMR	SMD2 to SMD0	Set to 100b when transfer data is 7 bits long.				
		Set to 101b when transfer data is 8 bits long.				
		Set to 110b when transfer data is 9 bits long.				
	CKDIR	Select an internal clock or external clock.				
	STPS	Select the stop bit(s).				
	PRY, PRYE	Select whether parity is included and whether odd or even.				
UiC0	CLK0, CLK1	Select the count source for the UiBRG register.				
	TXEPT	Transmit register empty flag				
	NCH	Select the output format of the TXDi pin.				
	CKPOL	Set to 0.				
	UFORM	Select LSB first or MSB first when transfer data is 8 bits long.				
		Set to 0 when transfer data is 7 bits or 9 bits long.				
UiC1	TE	Set to 1 to enable transmission.				
	TI	Transmit buffer empty flag				
	RE	Set to 1 to enable reception.				
	RI	Reception complete flag				
	UilRS	Select the UARTi transmit interrupt source.				
	UiRRM	Set to 0.				

i = 0 or 1

#### Notes:

- 1. The bits used for transmission/receive data are as follows:
  - Bits b0 to b6 when transfer data is 7 bits long
  - Bits b0 to b7 when transfer data is 8 bits long
  - Bits b0 to b8 when transfer data is 9 bits long
- 2. The contents of the following are undefined:
  - Bits b7 and b8 when the transfer data is 7 bits long
  - Bit b8 when the transfer data is 8 bits long

Table 23.7 lists the I/O Pin Functions in UART Mode.

After the UARTi (i = 0 or 1) operating mode is selected, the TXDi pin outputs a high-level signal until transfer starts. (When the NCH bit is set to 1 (N-channel open-drain output), this pin is in the high-impedance state.)

Table 23.7 I/O Pin Functions in UART Mode

Pin name	Function	Selection Method
TXD0 (P13_1)	Serial data output	TXD0SEL0 bit in U0SR register = 1
		When N-channel open-drain output is selected,
		PD13_1 bit in PD13 register = 0
		For reception only:
		P13_1 can be used as a port by setting TXD0SEL0 bit = 0.
RXD0 (P13_2	Serial data input	• RXD0 (P13_2)
or P11_4)		Bits RXD0SEL1 to RXD0SEL0 in U0SR register = 01b (P13_2)
		PD0_2 bit in PD0 register = 0
		• RXD0 (P11_4) Bits RXD1SEL1 to RXD0SEL0 in U0SR register = 10b (P11_4)
		PD6 4 bit in PD6 register = 0
		• For transmission only:
		P13_2 and P11_4 can be used as a port by setting bits
		RXD0SEL1 to RXD0SEL0 = 00b.
CLK0 (P13_3)	Programmable I/O port	CLK0SEL0 bit in U0SR register = 0 (CLK0 pin not used)
	Transfer clock input	CLK0SEL0 bit in U0SR register = 1
		CKDIR bit in U0MR register = 1
		PD13_3 bit in PD13 register = 0
TXD1 (P4_0)	Serial data output	TXD1SEL0 bit in U1SR register = 1
		When N-channel open-drain output is selected,
		PD4_0 bit in PD4 register = 0
		For reception only:
DVD4 (D4 4)	Carrial data in a d	P4_0 can be used as a port by setting TXD1SEL0 bit = 0.
RXD1 (P4_1)	Serial data input	RXD1SEL0 bit in U1SR register = 1
		PD4_1 bit in PD4 register = 0
		For transmission only: P4_1 can be used as a port by setting RXD1SEL0 bit = 0.
CLK1 (P4 2)	Programmable I/O part	<u> </u>
OLN 1 (P4_2)	Programmable I/O port	, , ,
	Transfer clock input	CLK1SEL0 bit in U1SR register = 1 CKDIR bit in U1MR register = 0
		PD4_2 bit in PD4 register = 0
		FD4_2 DIL III FD4 Tegister = 0




Figure 23.6 **Transmit Timing in UART Mode** 




Figure 23.7 Receive Timing in UART Mode

### 23.4.1 Bit Rate

In UART mode, the bit rate is the frequency (divided by the UiBRG register (i = 0 or 1)) divided by 16.

UART mode

• Internal clock selected

Setting value of UiBRG register =  $\frac{fj}{Bit \text{ rate} \times 16} - 1$ fj: Count source frequency of UiBRG register (f1, f8, f32, or fC)

• External clock selected

Setting value of UiBRG register =  $\frac{fEXT}{Bit \text{ rate} \times 16} - 1$ fEXT: Count source frequency of UiBRG register (external clock) i = 0 or 1

Figure 23.8 Formula for Calculating Setting Value of UiBRG Register (i = 0 or 1)

Table 23.8 Bit Rate Setting Example in UART Mode (Internal Clock Selected)

UiBRG		Systen	n Clock = 20 l	ИHz	System (	Clock = 18.43	2 MHz	System Clock = 8 MHz		
Bit Rate (bps)	Count Source	UiBRG Setting Value	Actual Time (bps)	Setting Error (%)	UiBRG Setting Value	Actual Time (bps)	Setting Error (%)	UiBRG Setting Value	Actual Time (bps)	Setting Error (%)
1200	f8	129 (81h)	1201.92	0.16	119 (77h)	1200.00	0.00	51 (33h)	1201.92	0.16
2400	f8	64 (40h)	2403.85	0.16	59 (3Bh)	2400.00	0.00	25 (19h)	2403.85	0.16
4800	f8	32 (20h)	4734.85	-1.36	29 (1Dh)	4800.00	0.00	12 (0Ch)	4807.69	0.16
9600	f1	129 (81h)	9615.38	0.16	119 (77h)	9600.00	0.00	51 (33h)	9615.38	0.16
14400	f1	86 (56h)	14367.82	-0.22	79 (4Fh)	14400.00	0.00	34 (22h)	14285.71	-0.79
19200	f1	64 (40h)	19230.77	0.16	59 (3Bh)	19200.00	0.00	25 (19h)	19230.77	0.16
28800	f1	42 (2Ah)	29069.77	0.94	39 (27h)	28800.00	0.00	16 (10h)	29411.76	2.12
38400	f1	32 (20h)	37878.79	-1.36	29 (1Dh)	38400.00	0.00	12 (0Ch)	38461.54	0.16
57600	f1	21 (15h)	56818.18	-1.36	19 (13h)	57600.00	0.00	8 (08h)	55555.56	-3.55
115200	f1	10 (0Ah)	113636.36	-1.36	9 (09h)	115200.00	0.00	_	_	_

i = 0 or 1

#### 23.4.2 **Measure for Dealing with Communication Errors**

If a communication error occurs while transmitting or receiving in UART mode, follow the procedures below:

- Resetting the UiRB (i = 0 or 1) register
- (1) Set the RE bit in the UiC1 register to 0 (reception disabled).
- (2) Set the RE bit in the UiC1 register to 1 (reception enabled).
- Resetting the UiTB (i = 0 or 1) register
- (1) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
- (2) Reset bits SMD2 to SMD0 in the UiMR register to 100b, 101b, and 110b.
- (3) Write 1 to the TE bit in the UiC1 register (transmission enabled), regardless of the TE bit value in the UiC1 register.

## 23.5 Notes on Serial Interface (UARTi (i = 0 or 1))

• When reading data from the UiRB (i = 0 or 1) register either in clock synchronous serial I/O mode or in clock asynchronous serial I/O mode, always read data in 16-bit units.

When the high-order byte of the UiRB register is read, bits PER and FER in the UiRB register and the RI bit in the UiC1 register are set to 0.

To check receive errors, read the UiRB register and then use the read data.

Program example to read the receive buffer register:

MOV.W 00A6H,R0 ; Read the U0RB register

• When writing data to the UiTB register in clock asynchronous serial I/O mode with 9-bit transfer data length, write data to the high-order byte first and then the low-order byte, in 8-bit units.

Program example to write to the transmit buffer register:

MOV.B #XXH,00A3H ; Write to the high-order byte of the U0TB register MOV.B #XXH,00A2H ; Write to the low-order byte of the U0TB register

# 24. Serial Interface (UART2)

The serial interface consists of three channels, UART0 to UART2. This chapter describes UART2.

### 24.1 Introduction

UART2 has a dedicated timer to generate a transfer clock and operate.

Figure 24.1 shows a Block Diagram of UART2. Figure 24.2 shows a Block Diagram of UART2 Transmit/Receive Unit. Table 24.1 lists the UART 2 Pin Configuration.

UART2 supports the following modes:

- Clock synchronous serial I/O mode
- Clock asynchronous serial I/O mode (UART mode)
- Special mode 1 (I<sup>2</sup>C mode)
- Multiprocessor communication function




Figure 24.1 Block Diagram of UART2




Figure 24.2 Block Diagram of UART2 Transmit/Receive Unit

Table 24.1 UART 2 Pin Configuration

Pin Name	Assigned Pin	I/O	Function
TXD2	P11_1, P11_2	Output	Serial data output
RXD2	P11_1, P11_2	Input	Serial data input
CLK2	P11_0	I/O	Transfer clock I/O
CTS2	P11_3	Input	Transmission control input
RTS2	P11_3	Output	Reception control input
SCL2	P11_1, P11_2	I/O	I <sup>2</sup> C mode clock I/O
SDA2	P11_1, P11_2	I/O	I <sup>2</sup> C mode data I/O

# 24.2 Registers

# 24.2.1 UART2 Transmit/Receive Mode Register (U2MR)

Address 00A8h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	IOPOL	PRYE	PRY	STPS	CKDIR	SMD2	SMD1	SMD0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	SMD0	Serial I/O mode select bit	0 0 0: Serial interface disabled	R/W
b1	SMD1		0 0 1: Clock synchronous serial I/O mode	R/W
b2	SMD2		0 1 0: I <sup>2</sup> C mode	R/W
			1 0 0: UART mode, transfer data 7 bits long	
			1 0 1: UART mode, transfer data 8 bits long	
			1 1 0: UART mode, transfer data 9 bits long	
			Other than above: Do not set.	
b3	CKDIR	Internal/external clock select bit	0: Internal clock	R/W
			1: External clock	
b4	STPS	Stop bit length select bit	0: One stop bit	R/W
			1: Two stop bits	
b5	PRY	Odd/even parity select bit	Enabled when PRYE = 1	R/W
			0: Odd parity	
			1: Even parity	
b6	PRYE	Parity enable bit	0: Parity disabled	R/W
<u> </u>	10001		1: Parity enabled	
b7	IOPOL	TXD, RXD I/O polarity switch bit	0: Not inverted	R/W
			1: Inverted	

## 24.2.2 UART2 Bit Rate Register (U2BRG)

Address 00A9h

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_	_	_	_	_	_	_	1
After Reset	Х	Х	Х	Х	Х	Х	X	Х	-

Bit	Function	Setting Range	R/W
b7 to b0	If the setting value is n, U2BRG divides the count source by n+1.	00h to FFh	W

Write to the U2BRG register while transmission and reception stop.

Use the MOV instruction to write to this register.

Set bits CLK1 to CLK0 in the U2C0 register before writing to the U2BRG register.

# 24.2.3 UART2 Transmit Buffer Register (U2TB)

Address (	00ABh to	00AAh						
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	_
After Reset	Χ	Х	Х	Х	Х	Χ	Х	Х
Bit	b15	b14	b13	b12	b11	b10	b9	b8
Symbol	_	_	_	_	_	_	_	MPTB
After Reset	Х	X	Х	Х	X	X	Х	X

Bit	Symbol	Function	R/W
b0	_	Transmit data (D7 to D0)	W
b1	_		
b2	_		
b3	_		
b4	_		
b5	_		
b6	_		
b7	_		
b8	MPTB	Transmit data (D8) <sup>(1)</sup> [When the multiprocessor communication function is not used] Transmit data (D8) [When the multiprocessor communication function is used] • To transfer an ID, set the MPTB bit to 1. • To transfer data, set the MPTB bit to 0.	W
b9	_	Nothing is assigned. If necessary, set to 0. When read, the content is 0.	
b10			
b11	_		
b12	_		
b13	_		
b14	_		
b15	_		

#### Note:

1. Set bits b0 to b7 after setting the MPTB bit.

# 24.2.4 UART2 Transmit/Receive Control Register 0 (U2C0)

Address 00ACh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	UFORM	CKPOL	NCH	CRD	TXEPT	CRS	CLK1	CLK0
After Reset	0	0	0	0	1	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0 b1	CLK0 CLK1	U2BRG count source select bit <sup>(1)</sup>	0 0: f1 selected 0 1: f8 selected 1 0: f32 selected	R/W R/W
b2	CRS	CTS/RTS function select bit	1 1: fC selected  Enabled when CRD = 0 0: CTS function selected 1: RTS function selected	R/W
b3	TXEPT	Transmit register empty flag	Data in the transmit register     (transmission in progress)     No data in the transmit register     (transmission completed)	R
b4	CRD	CTS/RTS disable bit	0: CTS/RTS function enabled 1: CTS/RTS function disabled	R/W
b5	NCH	Data output select bit	O: Pins TXD2/SDA2, SCL2 set as CMOS output     1: Pins TXD2/SDA2, SCL2 set as N-channel open-drain output	R/W
b6	CKPOL	CLK polarity select bit	O: Transmit data output at the falling edge and receive data input at the rising edge of the transfer clock Transmit data output at the rising edge and receive data input at the falling edge of the transfer clock	R/W
b7	UFORM	Transfer format select bit (2)	0: LSB first 1: MSB first	R/W

#### Notes:

- 1. If bits CLK1 to CLK0 are switched, set the U2BRG register again.
- 2. The UFORM bit is enabled when bits SMD2 to SMD0 in the U2MR register are set to 001b (clock synchronous serial I/O mode), or set to 101b (UART mode, transfer data 8 bits long).
  - Set the UFORM bit to 1 when bits SMD2 to SMD0 are set to 010b ( $I^2C$  mode), and to 0 when bits SMD2 to SMD0 are set to 100b (UART mode, transfer data 7 bits long) or 110b (UART mode, transfer data 9 bits long).

## 24.2.5 UART2 Transmit/Receive Control Register 1 (U2C1)

Address	Address 00ADh								
Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	U2ERE	U2LCH	U2RRM	U2IRS	RI	RE	TI	TE	
After Reset	0	0	0	0	0	0	1	0	

Bit	Symbol	Bit Name	Function	R/W
b0	TE	Transmission enable bit	0: Transmission disabled 1: Transmission enabled	R/W
b1	TI	Transmit buffer empty flag	Data in the U2TB register     No data in the U2TB register	R
b2	RE	Reception enable bit	Reception disabled     Reception enabled	R/W
b3	RI	Reception complete flag	0: No data in the U2RB register 1: Data in the U2RB register	R
b4	U2IRS	UART2 transmit interrupt source select bit	0: Transmit buffer empty (TI = 1) 1: Transmission completed (TXEPT = 1)	R/W
b5	U2RRM	UART2 continuous receive mode enable bit	O: Continuous receive mode disabled     Continuous receive mode enabled	R/W
b6	U2LCH	Data logic select bit (1)	0: Not inverted 1: Inverted	R/W
b7	U2ERE	Error signal output enable bit	0: Output disabled 1: Output enabled	R/W

#### Note:

1. The U2LCH bit is enabled when bits SMD2 to SMD0 in the U2MR register are set to 001b (clock synchronous serial I/O mode), 100b (UART mode, transfer data 7 bits long), or 101b (UART mode, transfer data 8 bits long). Set the U2LCH bit to 0 when bits SMD2 to SMD0 are set to 010b (I<sup>2</sup>C mode) or 110b (UART mode, transfer data 9 bits long).

## 24.2.6 UART2 Receive Buffer Register (U2RB)

Address (	00AFh to (	00AEh						
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	_
After Reset	Х	Χ	Х	Х	Х	Х	Х	Х
Bit	b15	b14	b13	b12	b11	b10	b9	b8
Symbol	SUM	PER	FER	OER	_	_	_	MPRB
After Reset	Χ	Х	Χ	Χ	Χ	Χ	Χ	X

Bit	Symbol	Bit Name	Function	R/W
b0	_	<u> </u>	Receive data (D7 to D0)	R
b1	_	1		
b2	_	1		
b3	_	1		
b4	_	1		
b5	_	1		
b6	_	1		
b7	_	1		
b8	MPRB	Nothing is assigned. If nec	Receive data (D8) (1) [When the multiprocessor communication function is not used] Receive data (D8) [When the multiprocessor communication function is used] • When the MPRB bit is set to 0, received D0 to D7 are data fields. • When the MPRB bit is set to 1, received D0 to D7 are ID fields.  Sessary, set to 0. When read, the content is 0.	R
b11	_	Reserved bit	Set to 0.	R/W
b12	OER	Overrun error flag (1)	0: No overrun error 1: Overrun error	R
b13	FER	Framing error flag (1, 2)	0: No framing error 1: Framing error	R
b14	PER	Parity error flag (1, 2)	0: No parity error 1: Parity error	R
b15	SUM	Error sum flag (1, 2)	0: No error 1: Error	R

- 1. When bits SMD2 to SMD0 in the U2MR register are set to 000b (serial interface disabled) or the RE bit in the U2C1 register is set to 0 (reception disabled), all of bits SUM, PER, FER, and OER are set to 0 (no error). The SUM bit is set to 0 (no error) when all of bits PER, FER, and OER are set to 0 (no error). Bits PER and FER are set to 0 by reading the lower byte of the U2RB register.
- 2. These error flags are disabled when bits SMD2 to SMD0 in the U2MR register are set to 001b (clock synchronous serial I/O mode) or to 010b (I<sup>2</sup>C mode). When read, the contents are undefined.

#### 24.2.7 **UART2** Digital Filter Function Select Register (URXDF)

Address	00B0h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_		_		DF2EN	_	_
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessary, set	o 0. When read, the content is 0.	
b1	_			
b2		RXD2 digital filter enable bit (1)	0: RXD2 digital filter disabled 1: RXD2 digital filter enabled	R/W
b3	_	Nothing is assigned. If necessary, set t	o 0. When read, the content is 0.	_
b4	_			
b5	_			
b6	_			
b7	_			

#### Note:

1. The RXD2 digital filter can be used only in clock asynchronous serial I/O (UART) mode. When bits SMD2 to SMD0 in the U2MR register are set to 001b (clock synchronous serial I/O mode) or 010b (I2C mode), set the DF2EN bit to 0 (RXD2 digital filter disabled).

#### 24.2.8 **UART2 Special Mode Register 5 (U2SMR5)**

Address	00BBh								
Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_	_	MPIE	_	_	_	MP	1
After Reset	0	0	0	0	0	0	0	0	_

Bit	Symbol	Bit Name	Function	R/W
b0	MP	Multiprocessor communication	0: Multiprocessor communication disabled	R/W
		enable bit	1: Multiprocessor communication enabled (1)	
b1	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_
b2	_			
b3	_			
b4	MPIE	Multiprocessor communication control bit	<ul> <li>When the MP bit is set to 1 (multiprocessor communication enabled), this bit is enabled.</li> <li>When the MPIE bit is set to 1, the following will result:</li> <li>Receive data in which the multiprocessor bit is 0 is ignored. The settings of the RI bit in the U2C1 register and bits OER and FER in the U2RB register to 1 are disabled.</li> <li>On receiving receive data in which the multiprocessor bit is 1, the MPIE bit is set to 0 and receive operation other than multiprocessor communication is performed.</li> </ul>	R/W
b5	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_
b6	_			
b7	_	Reserved bit	Set to 0.	R/W

1. When the MP bit is set to 1 (multiprocessor communication enabled), the settings of bits PRY and PRYE in the U2MR register are disabled. If bits SMD2 to SMD0 in the U2MR register are set to 001b (clock synchronous serial I/O mode), set the MP bit to 0 (multiprocessor communication disabled).

## 24.2.9 UART2 Special Mode Register 4 (U2SMR4)

Address	00BCh							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	SWC9	SCLHI	ACKC	ACKD	STSPSEL	STPREQ	RSTAREQ	STAREC
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	STAREQ	Start condition generate bit (1)	0: Clear 1: Start	R/W
b1	RSTAREQ	Restart condition generate bit (1)	0: Clear 1: Start	R/W
b2	STPREQ	Stop condition generate bit (1)	0: Clear 1: Start	R/W
b3	STSPSEL	SCL, SDA output select bit	Start and stop conditions not output     Start and stop conditions output	R/W
b4	ACKD	ACK data bit	0: ACK 1: NACK	R/W
b5	ACKC	ACK data output enable bit	Serial interface data output     ACK data output	R/W
b6	SCLHI	SCL output stop enable bit	0: Disabled 1: Enabled	R/W
b7	SWC9	SCL wait bit 3	0: SCL hold low disabled 1: SCL hold low enabled	R/W

#### Note:

1. This bit is set to 0 when the condition is generated.

## 24.2.10 UART2 Special Mode Register 3 (U2SMR3)

Address 00BDh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	DL2	DL1	DL0	_	NODC	_	CKPH	_
After Reset	0	0	0	Χ	0	Χ	0	X

Bit	Symbol	Bit Name	Function	R/W				
b0	_	Nothing is assigned. If necessary, set	to 0. When read, the content is undefined.	_				
b1	CKPH	Clock phase set bit	0: No clock delay	R/W				
			1: With clock delay					
b2	_	Nothing is assigned. If necessary, set	lothing is assigned. If necessary, set to 0. When read, the content is undefined.					
b3	NODC	Clock output select bit	0: CLK2 set as CMOS output	R/W				
			1: CLK2 set as N-channel open-drain output					
b4	_	Nothing is assigned. If necessary, set	to 0. When read, the content is undefined.	_				
b5	DL0	SDA2 digital delay setup bit (1, 2)	b7 b6 b5	R/W				
b6	DL1	1	0 0 0: No delay 0 0 1: 1 or 2 cycles of U2BRG count source	R/W				
b7	DL2	1	0 1 0: 2 or 3 cycles of U2BRG count source	R/W				
			0 1 1: 3 or 4 cycles of U2BRG count source					
			1 0 0: 4 or 5 cycles of U2BRG count source					
			1 0 1: 5 or6 cycles of U2BRG count source					
			1 1 0: 6 or 7 cycles of U2BRG count source					
			1 1 1: 7 or 8 cycles of U2BRG count source					

- 1. Bits DL2 to DL0 are used to generate a delay in SDA2 output digitally in I<sup>2</sup>C mode. In other than I<sup>2</sup>C mode, set these bits to 000b (no delay).
- 2. The amount of delay varies with the load on pins SCL2 and SDA2. When an external clock is used, the amount of delay increases by about 100 ns.

# 24.2.11 UART2 Special Mode Register 2 (U2SMR2)

Address 00BEh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	SDHI	SWC2	STAC	_	SWC	CSC	IICM2
After Reset	Х	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	IICM2	I <sup>2</sup> C mode select bit 2	Refer to Table 24.12 I <sup>2</sup> C Mode Functions.	R/W
b1	CSC	Clock synchronization bit	0: Disabled 1: Enabled	R/W
b2	SWC	SCL wait output bit	0: Disabled 1: Enabled	R/W
b3	_	Reserved bit	Set to 0.	R/W
b4	STAC	UART2 initialization bit	0: Disabled 1: Enabled	R/W
b5	SWC2	SCL wait output bit 2	0: Transfer clock 1: Low-level output	R/W
b6	SDHI	SDA output disable bit	0: Enabled 1: Disabled (high impedance)	R/W
b7	_	Nothing is assigned. If necessary, s	set to 0. When read, the content is undefined.	_

## 24.2.12 UART2 Special Mode Register (U2SMR)

Address 00BFh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol		_		_	_	BBS		IICM
After Reset	X	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W				
b0	IICM	I <sup>2</sup> C mode select bit	0: Other than I <sup>2</sup> C mode	R/W				
			1: I <sup>2</sup> C mode					
b1	_	Reserved bit	Set to 0.	R/W				
b2	BBS	Bus busy flag <sup>(1)</sup>	Stop condition detected     Start condition detected (busy)	R/W				
b3	_	Reserved bits	Set to 0.	R/W				
b4	_							
b5	_							
b6	_							
b7	_	Nothing is assigned. If necessary, set	Nothing is assigned. If necessary, set to 0. When read, the content is undefined.					

Note:

1. The BBS bit is set to 0 by writing 0 by a program (Writing 1 has no effect).

# 24.2.13 UART2 Pin Select Register 0 (U2SR0)

Address	018Ah							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_		RXD2SEL1	RXD2SEL0	_	_	TXD2SEL1	TXD2SEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TXD2SEL0	TXD2/SDA2 pin select bit	b1 b0	R/W
b1	TXD2SEL1		0 0: TXD2/SDA2 pin not used 0 1: P11_2 assigned 1 0: P11_1 assigned 1 1: Do not set.	R/W
b2	_	Nothing is assigned. If necessary,	set to 0. When read, the content is 0.	_
b3	_			
b4	RXD2SEL0	RXD2/SCL2 pin select bit	b5 b4	R/W
b5	RXD2SEL1		0 0: RXD2/SCL2 pin not used 0 1: P11_1 assigned 1 0: P11_2 assigned 1 1: Do not set.	R/W
b6	_	Nothing is assigned. If necessary,	set to 0. When read, the content is 0.	_
b7	_			

The U2SR0 register selects which pin is assigned as the UART2 input/output. To use the I/O pins for UART2, set this register.

Set the U2SR0 register before setting the UART2 associated registers. Also, do not change the setting value of this register during UART2 operation.

## 24.2.14 UART2 Pin Select Register 1 (U2SR1)

Address 0	18Bh							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	CTS2SEL0	_	_	_	CLK2SEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W		
b0	CLK2SEL0	CLK2 pin select bit	0: CLK2 pin not used	R/W		
			1: CLK2 pin used			
b1	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_		
b2	_					
b3	_					
b4	CTS2SEL0	CTS2/RTS2 pin select bit	0: CTS2/RTS2 pin not used	R/W		
		·	0: CTS2/RTS2 pin used			
b5	_	Reserved bit	Set to 0.	R/W		
b6	_	Nothing is assigned. If necessary, set to 0. When read, the content is 0.				
b7	_					

The U2SR1 register selects which pin is assigned as the UART2 input/output. To use the I/O pins for UART2, set this register.

Set the U2SR1 register before setting the UART2 associated registers. Also, do not change the setting value of this register during UART2 operation.

## 24.3 Clock Synchronous Serial I/O Mode

In clock synchronous serial I/O mode, data is transmitted and received using a transfer clock. Table 24.2 lists the Clock Synchronous Serial I/O Mode Specifications. Table 24.3 lists the Registers Used and Settings in Clock Synchronous Serial I/O Mode.

Table 24.2 Clock Synchronous Serial I/O Mode Specifications

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	• The CKDIR bit in the U2MR register is set to 0 (internal clock): fj/(2(n+1)) fj = f1, f8, f32, fC n = Value set in U2BRG register: 00h to FFh • The CKDIR bit is set to 1 (external clock): Input from the CLK2 pin
Transmission/reception control	Selectable from the CTS function, RTS function, or CTS/RTS function disabled.
Transmit start conditions	To start transmission, the following requirements must be met: (1)  • The TE bit in the U2C1 register is set to 1 (transmission enabled)  • The TI bit in the U2C1 register is set to 0 (data in the U2TB register)  • If the CTS function is selected, input to the CTS2 pin is low.
Receive start conditions	To start reception, the following requirements must be met: (1)  • The RE bit in the U2C1 register is set to 1 (reception enabled).  • The TE bit in the U2C1 register is set to 1 (transmission enabled).  • The TI bit in the U2C1 register is set to 0 (data in the U2TB register).
Interrupt request generation timing	For transmission, one of the following conditions can be selected.  • The U2IRS bit in the U2C1 register is set to 0 (transmit buffer empty): When data is transferred from the U2TB register to the UART2 transmit register (at start of transmission).  • The U2IRS bit is set to 1 (transmission completed): When data transmission from the UART2 transmit register is completed. For reception  • When data is transferred from the UART2 receive register to the U2RB register (at completion of reception).
Error detection	Overrun error (2) This error occurs if the serial interface starts receiving the next unit of data before reading the U2RB register and receives the 7th bit of the next unit of data.
Selectable functions	<ul> <li>CLK polarity selection Transfer data I/O can be selected to occur synchronously with the rising or falling edge of the transfer clock.</li> <li>LSB first, MSB first selection Whether data transmission/reception begins with bit 0 or begins with bit 7 can be selected.</li> <li>Continuous receive mode selection Receive operation is enabled immediately by reading the U2RB register.</li> <li>Serial data logic switching This function inverts the logic value of transmit/receive data.</li> </ul>

- 1. If an external clock is selected, the requirements must be met in either of the following states:
  - The external clock is held high when the CKPOL bit in the U2C0 register is set to 0 (transmit data output at the falling edge and receive data input at the rising edge of the transfer clock)
  - The external clock is held low when the CKPOL bit in the U2C0 register is set to 1 (transmit data output at the rising edge and receive data input at the falling edge of the transfer clock)
- 2. If an overrun error occurs, the receive data in the U2RB register will be undefined. The IR bit in the S2RIC register does not change to 1 (interrupt requested).

Table 24.3 Registers Used and Settings in Clock Synchronous Serial I/O Mode

Register	Bit	Function
U2TB (1)	b0 to b7	Set transmit data.
U2RB (1)	b0 to b7	Receive data can be read.
	OER	Overrun error flag
U2BRG	b0 to b7	Set the transfer rate.
U2MR (1)	SMD2 to SMD0	Set to 001b.
	CKDIR	Select an internal clock or external clock.
	IOPOL	Set to 0.
U2C0	CLK0, CLK1	Select the count source for the U2BRG register.
	CRS	Select either CTS or RTS to use the function.
	TXEPT	Transmit register empty flag
	CRD	Select the CTS or RTS function enabled or disabled.
	NCH	Select the output format of the TXD2 pin.
	CKPOL	Select the transfer clock polarity.
	UFORM	Select LSB first or MSB first.
U2C1	TE	Set to 1 to enable transmission/reception.
	TI	Transmit buffer empty flag
	RE	Set to 1 to enable reception.
	RI	Reception complete flag
	U2IRS	Select the UART2 transmit interrupt source
	U2RRM	Set to 1 to use continuous receive mode.
	U2LCH	Set to 1 to use inverted data logic.
	U2ERE	Set to 0.
U2SMR	b0 to b7	Set to 0.
U2SMR2	b0 to b7	Set to 0.
U2SMR3	b0 to b2	Set to 0.
	NODC	Select the clock output format.
	b4 to b7	Set to 0.
U2SMR4	b0 to b7	Set to 0.
URXDF	DF2EN	Set to 0.
U2SMR5	MP	Set to 0.

#### Note:

1. Set the bits not listed in this table to 0 when writing to the above registers in clock synchronous serial I/O mode.

Table 24.4 lists the Pin Functions in Clock Synchronous Serial I/O Mode (Multiple Transfer Clock Output Pin Function Not Selected).

After UART2 operating mode is selected, the TXD2 pin outputs a high-level signal until transfer starts.

(When N-channel open-drain output is selected, this pin is in the high-impedance state.)

Figure 24.3 shows the Transmit and Receive Timing in Clock Synchronous Serial I/O Mode.

Table 24.4 Pin Functions in Clock Synchronous Serial I/O Mode (Multiple Transfer Clock Output Pin Function Not Selected)

Pin Name	Function	Selection Method
TXD2 (P11_1 or P11_2)	Serial data output	When TXD2 (P11_1) Bits TXD2SEL1 to TXD2SEL0 in U2SR0 register = 10b (P11_1) When N-channel open-drain output is selected, PD11_1 bit in PD11 register = 0 When TXD2 (P11_2) Bits TXD2SEL1 to TXD2SEL0 in U2SR0 register = 01b (P11_2) When N-channel open-drain output is selected, PD11_2 bit in PD11 register = 0 For reception only: P11_1 and P11_2 can be used as ports by setting TXD2SEL1 to TXD2SEL0 to 00b.
RXD2 (P11_1 or P11_2)	Serial data input	When RXD2 (P11_1) Bits RXD2SEL1 to RXD2SEL0 in U2SR0 register = 01b (P11_1) PD11_1 bit in PD11 register = 0 When RXD2 (P11_2) Bits RXD2SEL1 to RXD2SEL0 in U2SR0 register = 10b (P11_2) PD11_2 bit in PD11 register = 0 For transmission only: P11_1 and P11_2 can be used as ports by setting RXD2SEL1 to RXD2SEL0 to 00b.
CLK2 (P11_0)	Transfer clock output	CLK2SEL0 bit in U2SR1 register = 1 CKDIR bit in U2MR register = 0 When N-channel open-drain output is selected, PD11_0 bit in PD11 register = 0
	Transfer clock input	CLK2SEL0 bit in U2SR1 register = 1 CKDIR bit in U2MR register = 1 PD11_0 bit in PD11 register = 0
CTS2/RTS2 (P11_3)	CTS input	CTS2SEL0 bit in U2SR1 register = 1 CRD bit in U2C0 register = 0 CRS bit in U2C0 register = 0 PD11_3 bit in PD11 register = 0
	RTS output	CTS2SEL0 bit in U2SR1 register = 1 CRD bit in U2C0 register = 0 CRS bit in U2C0 register = 1
	I/O port	CTS2SEL0 bit in U2SR1 register = 0




Figure 24.3 Transmit and Receive Timing in Clock Synchronous Serial I/O Mode

#### 24.3.1 Measure for Dealing with Communication Errors

If a communication error occurs while transmitting or receiving in clock synchronous serial I/O mode, follow the procedures below:

- Resetting the U2RB register
- (1) Set the RE bit in the U2C1 register to 0 (reception disabled).
- (2) Set bits SMD2 to SMD0 in the U2MR register to 000b (serial interface disabled).
- (3) Set bits SMD2 to SMD0 in the U2MR register to 001b (clock synchronous serial I/O mode).
- (4) Set the RE bit in the U2C1 register to 1 (reception enabled).
- Resetting the U2TB register
- (1) Set bits SMD2 to SMD0 in the U2MR register to 000b (serial interface disabled).
- (2) Set bits SMD2 to SMD0 in the U2MR register to 001b (clock synchronous serial I/O mode).
- (3) Write 1 to the TE bit in the U2C1 register (transmission enabled), regardless of the TE bit value of the U2C2 register.

## 24.3.2 CLK Polarity Select Function

The CKPOL bit in the U2C0 register can be used to select the transfer clock polarity. Figure 24.4 shows the Transfer Clock Polarity.




Figure 24.4 Transfer Clock Polarity

#### 24.3.3 LSB First/MSB First Select Function

The UFORM bit in the U2C0 register can be used to select the transfer format. Figure 24.5 shows the Transfer Format.




Figure 24.5 Transfer Format

#### 24.3.4 Continuous Receive Mode

In continuous receive mode, receive operation is enabled by reading the receive buffer register. If this mode is selected, writing dummy data to the transmit buffer register is not required to enable receive operation. However, a dummy reading of the receive buffer register is required when starting transmission.

When the U2RRM bit in the U2C1 register is set to 1 (continuous receive mode), the TI bit in the U2C1 register is set to 0 (data in the U2TB register) by reading the U2RB register. When the U2RRM bit is set to 1, do not write dummy data to the U2TB register by a program.

## 24.3.5 Serial Data Logic Switching Function

When the U2LCH bit in the U2C1 register is set to 1 (inverted), the data written to the U2TB register has its logic inverted before being transmitted. Similarly, the received data has its logic inverted when read from the U2RB register. Figure 24.6 shows the Serial Data Logic Switching.




Figure 24.6 Serial Data Logic Switching

## 24.3.6 CTS/RTS Function

The  $\overline{\text{CTS}}$  function is used to start transmit and receive operation when a low-level signal is applied to the  $\overline{\text{CTS2}/\text{RTS2}}$  pin. Transmit and receive operation begins when the  $\overline{\text{CTS2}/\text{RTS2}}$  pin is held low. If the input level is switched to high during a transmit or receive operation, the operation stops before the next data. For the  $\overline{\text{RTS}}$  function, the  $\overline{\text{CTS2}/\text{RTS2}}$  pin outputs a low-level signal when the MCU is ready for a receive operation. The output level goes high at the first falling edge of the CLK2 pin.

- The CRD bit in the U2C0 register = 1 ( $\overline{\text{CTS}}/\overline{\text{RTS}}$  function disabled) The  $\overline{\text{CTS2}}/\overline{\text{RTS2}}$  pin operates as the programmable I/O function.
- The CRD bit = 0, CRS bit = 0 ( $\overline{\text{CTS}}$  function selected) The  $\overline{\text{CTS2}}/\overline{\text{RTS2}}$  pin operates as the  $\overline{\text{CTS}}$  function.
- The <u>CRD</u> bit = 0, CRS bit = 1 ( $\overline{RTS}$  function selected) The <u>CTS2/RTS2</u> pin operates as the  $\overline{RTS}$  function.

## 24.4 Clock Asynchronous Serial I/O (UART) Mode

In UART mode, data is transmitted and received after setting the desired transfer rate and transfer data format. Table 24.5 lists the UART Mode Specifications. Table 24.6 lists the Registers Used and Settings in UART Mode.

Table 24.5 UART Mode Specifications

Item	Specification
Transfer data format	<ul> <li>Character bits (transfer data): Selectable from 7, 8, or 9 bits</li> <li>Start bit:1 bit</li> <li>Parity bit: Selectable from odd, even, or none</li> <li>Stop bits: Selectable from 1 bit or 2 bits</li> </ul>
Transfer clock	<ul> <li>The CKDIR bit in the U2MR register is set to 0 (internal clock): fj/(16(n + 1)) fj = f1, f8, f32, fC n = Value set in U2BRG register: 00h to FFh</li> <li>The CKDIR bit is set to 1 (external clock): fEXT/(16(n + 1)) fEXT: Input from CLK2 pin n: Value set in U2BRG register: 00h to FFh</li> </ul>
Transmission/reception control	Selectable from the CTS function, RTS function, or CTS/RTS function disabled.
Transmit start conditions	To start transmission, the following requirements must be met:  • The TE bit in the U2C1 register is set to 1 (transmission enabled).  • The TI bit in the U2C1 register is set to 0 (data in the U2TB register).  • If the CTS function is selected, input to the CTS2 pin is low.
Receive start conditions	To start reception, the following requirements must be met:  • The RE bit in the U2C1 register is set to 1 (reception enabled).  • Start bit detection
Interrupt request generation timing	For transmission, one of the following conditions can be selected.  • The U2IRS bit in the U2C1 register is set to 0 (transmit buffer empty): When data is transferred from the U2TB register to the UART2 transmit register (at start of transmission).  • The U2IRS bit is set to 1 (transmission completed): When data transmission from the UART2 transmit register is completed. For reception  • When data is transferred from the UART2 receive register to the U2RB register (at completion of reception).
Error detection	<ul> <li>Overrun error (1) This error occurs if the serial interface starts receiving the next unit of data before reading the U2RB register and receives the bit one before the last stop bit of the next unit of data.</li> <li>Framing error (2) This error occurs when the set number of stop bits is not detected.</li> <li>Parity error (2) This error occurs when if parity is enabled, the number of 1's in the parity and character bits does not match the set number of 1's.</li> <li>Error sum flag This flag is set to 1 if an overrun, framing, or parity error occurs.</li> </ul>
Selectable functions	<ul> <li>LSB first, MSB first selection Whether data transmission/reception begins with bit 0 or begins with bit 7 can be selected.</li> <li>Serial data logic switching This function inverts the logic of transmit/receive data. Start and stop bits are not inverted.</li> <li>TXD, RXD I/O polarity switching This function inverts the polarities of the TXD pin output and RXD pin input. The logic levels of all I/O data are inverted.</li> <li>RAD2 digital filter selection The digital filter for the RXD2 input signal can be enabled or disabled.</li> </ul>

- 1. If an overrun error occurs, the receive data in the U2RB register will be undefined. The IR bit in the S2RIC register remains unchanged.
- 2. The timing at which the framing error flag and the parity error flag are set is detected when data is transferred from the UART2 receive register to the U2RB register.

Table 24.6 Registers Used and Settings in UART Mode

Register	Bit	Function		
U2TB	b0 to b8	Set transmit data. (1)		
U2RB	b0 to b8	Receive data can be read. (1, 2)		
	OER, FER, PER, SUM	Error flag		
U2BRG	b0 to b7	Set the transfer rate.		
U2MR SMD2 to SMD0		Set to 100b when transfer data is 7 bits long. Set to 101b when transfer data is 8 bits long. Set to 110b when transfer data is 9 bits long.		
	CKDIR	Select an internal clock or external clock.		
	STPS	Select the stop bit(s).		
	PRY, PRYE	Select whether parity is included and whether odd or even.		
	IOPOL	Select the polarities of the TXD/RXD input/output.		
U2C0	CLK0, CLK1	Select the count source for the U2BRG register.		
	CRS	Select CTS or RTS to use the function.		
	TXEPT	Transmit register empty flag		
	CRD	Select the CTS or RTS function enabled or disabled.		
	NCH	Select the output format of the TXD2 pin.		
	CKPOL	Set to 0.		
	UFORM	Select LSB first or MSB first when transfer data is 8 bits long. Set to 0 when transfer data is 7 or 9 bits long.		
U2C1	TE	Set to 1 to enable transmission.		
	TI	Transmit buffer empty flag		
	RE	Set to 1 to enable reception.		
	RI	Reception complete flag		
	U2IRS	Select the UART2 transmit interrupt source.		
	U2RRM	Set to 0.		
	U2LCH	Set to 1 to use inverted data logic.		
	U2ERE	Set to 0.		
U2SMR	b0 to b7	Set to 0.		
U2SMR2	b0 to b7	Set to 0.		
U2SMR3	b0 to b7	Set to 0.		
U2SMR4	b0 to b7	Set to 0.		
URXDF	DF2EN	Select the digital filter disabled or enabled.		
U2SMR5	MP	Set to 0.		

- 1. The bits used for transmit/receive data are as follows:
  - Bits b0 to b6 when transfer data is 7 bits long
  - Bits b0 to b7 when transfer data is 8 bits long
  - Bits b0 to b8 when transfer data is 9 bits long
- 2. The contents of the following are undefined:
  - Bits b7 and b8 when transfer data is 7 bits long
  - Bit b8 when transfer data is 8 bits long


Table 24.7 lists the I/O Pin Functions in UART Mode.

After UART2 operating mode is selected, the TXD2 pin outputs a high-level signal until transfer starts. (When N-channel open-drain output is selected, this pin is in the high-impedance state.)

Figure 24.7 shows the Transmit Timing in UART Mode. Figure 24.8 shows the Receive Timing in UART Mode.

Table 24.7 I/O Pin Functions in UART Mode

Pin Name	Function	Selection Method
TXD2 (P11_1 or P11_2)	Serial data output	When TXD2 (P11_1) Bits TXD2SEL1 to TXD2SEL0 in U2SR0 register = 10b (P11_1) When N-channel open-drain output is selected, PD11_1 bit in PD11 register = 0 When TXD2 (P11_2) Bits TXD2SEL1 to TXD2SEL0 in U2SR0 register = 01b (P11_2) When N-channel open-drain output is selected, PD11_2 bit in PD11 register = 0 For reception only: P11_1 and P11_2 can be used as ports by setting TXD2SEL1 to TXD2SEL0 to 00b.
RXD2 (P11_1 or P11_2)	Serial data input	When RXD2 (P11_1) Bits RXD2SEL1 to RXD2SEL0 in U2SR0 register = 01b (P11_1) When RXD2 (P11_2) Bits RXD2SEL1 to RXD2SEL0 in U2SR0 register = 10b (P11_2) PD11_2 bit in PD11 register = 0 For transmission only: P11_1 and P11_2 can be used as ports by setting RXD2SEL1 to RXD2SEL0 to 00b.
CLK2 (P11_0)	I/O port	CLK2SEL0 bit in U2SR1 register = 0
	Transfer clock input	CLK2SEL0 bit in U2SR1 register = 1 CKDIR bit in U2MR register = 1 PD11_0 bit in PD11 register = 0
CTS2/RTS2 (P11_3)	CTS input	CTS2SEL0 bit in U2SR1 register = 1 CRD bit in U2C0 register = 0 CRS bit in U2C0 register = 0 PD11_3 bit in PD11 register = 0
	RTS output	CTS2SEL0 bit in U2SR1 register = 1 CRD bit in U2C0 register = 0 CRS bit in U2C0 register = 1
	I/O port	CTS2SEL0 bit in U2SR1 register = 0






Figure 24.8 Receive Timing in UART Mode

#### 24.4.1 Bit Rate

In UART mode, the bit rate is the frequency divided by the U2BRG register divided by 16. Table 24.8 lists the Bit Rate Setting Example in UART Mode (Internal Clock Selected).

Table 24.8 Bit Rate Setting Example in UART Mode (Internal Clock Selected)

U2BRG		System Clock = 20 MHz		System Clock = 18.432 MHz		System Clock = 8 MHz				
Bit Rate	Count	U2BRG	Actual Time	Setting	U2BRG	Actual Time	Setting	U2BRG	Actual	Setting
(bps)	Source	Setting	rina i	Error (%)	Setting	(bps)	Error	Setting	Time	Error
	000.00	Value	(bps)		Value	(bp3)	(%)	Value	(bps)	(%)
1200	f8	129 (81h)	1201.92	0.16	119 (77h)	1200.00	0.00	51 (33h)	1201.92	0.16
2400	f8	64 (40h)	2403.85	0.16	59 (3Bh)	2400.00	0.00	25 (19h)	2403.85	0.16
4800	f8	32 (20h)	4734.85	-1.36	29 (1Dh)	4800.00	0.00	12 (0Ch)	4807.69	0.16
9600	f1	129 (81h)	9615.38	0.16	119 (77h)	9600.00	0.00	51 (33h)	9615.38	0.16
14400	f1	86 (56h)	14367.82	-0.22	79 (4Fh)	14400.00	0.00	34 (22h)	14285.71	-0.79
19200	f1	64 (40h)	19230.77	0.16	59 (3Bh)	19200.00	0.00	25 (19h)	19230.77	0.16
28800	f1	42 (2Ah)	29069.77	0.94	39 (27h)	28800.00	0.00	16 (10h)	29411.76	2.12
38400	f1	32 (20h)	37878.79	-1.36	29 (1Dh)	38400.00	0.00	12 (0Ch)	38461.54	0.16
57600	f1	21 (15h)	56818.18	-1.36	19 (13h)	57600.00	0.00	8 (08h)	55555.56	-3.55
115200	f1	10 (0Ah)	113636.36	-1.36	9 (09h)	115200.00	0.00	_	_	_

#### 24.4.2 Measure for Dealing with Communication Errors

If a communication error occurs while transmitting or receiving in UART mode, follow the procedures below:

- Resetting the U2RB register
- (1) Set the RE bit in the U2C1 register to 0 (reception disabled).
- (2) Set the RE bit in the U2C1 register to 1 (reception enabled).
- Resetting the U2TB register
- (1) Set bits SMD2 to SMD0 in the U2MR register to 000b (serial interface disabled).
- (2) Reset bits SMD2 to SMD0 in the U2MR register to 100b, 101b, and 110b.
- (3) Write 1 to the TE bit in the U2C1 register (transmission enabled), regardless of the TE bit value of the U2C1 register.

## 24.4.3 LSB First/MSB First Select Function

As shown in Figure 24.9, the UFORM bit in the U2C0 register can be used to select the transfer format. This function is enabled when transfer data is 8 bits long. Figure 24.9 shows the Transfer Format.




Figure 24.9 Transfer Format

## 24.4.4 Serial Data Logic Switching Function

The data written to the U2TB register has its logic inverted before being transmitted. Similarly, the received data has its logic inverted when read from the U2RB register. Figure 24.10 shows the Serial Data Logic Switching.




Figure 24.10 Serial Data Logic Switching

## 24.4.5 TXD and RXD I/O Polarity Inverse Function

This function inverts the polarities of the TXD2 pin output and RXD2 pin input. The logic levels of all I/O data (including bits for start, stop, and parity) are inverted. Figure 24.11 shows the TXD and RXD I/O Inversion.




Figure 24.11 TXD and RXD I/O Inversion

#### 24.4.6 CTS/RTS Function

The  $\overline{\text{CTS}}$  function is used to start transmit operation when a low-level signal is applied to the  $\overline{\text{CTS2/RTS2}}$  pin. Transmit operation begins when the  $\overline{\text{CTS2/RTS2}}$  pin is held low. If the input level is switched to high during a transmit operation, the operation stops before the next data.

When the  $\overline{RTS}$  function is used, the  $\overline{CTS2}/\overline{RTS2}$  pin outputs a low-level signal when the MCU is ready for a receive operation. The output level goes high at the first falling edge of the CLK2 pin.

- The CRD bit in the U2C0 register = 1 (CTS/RTS function disabled) The CTS2/RTS2 pin operates as the programmable I/O function.
- The CRD bit = 0, CRS bit = 0 ( $\overline{\text{CTS}}$  function selected) The  $\overline{\text{CTS2}}/\overline{\text{RTS2}}$  pin operates as the  $\overline{\text{CTS}}$  function.
- The CRD bit = 0, CRS bit = 1 (RTS function selected) The CTS2/RTS2 pin operates as the RTS function.

#### 24.4.7 RXD2 Digital Filter Select Function

When the DF2EN bit in the URXDF register is set to 1 (RXD2 digital filer enabled), the RXD2 input signal is loaded internally via the digital filter circuit for noise reduction. The noise canceller consists of three cascaded latch circuits and a match detection circuit. The RXD2 input signal is sampled on the basic clock with a frequency 16 times the bit rate. It is recognized as a signal and the level is passed forward to the next circuit when three latch outputs match. When the outputs do not match, the previous value is retained.

In other words, when the level is changed within three clocks, the change is recognized as not a signal but noise. Figure 24.12 shows a Block Diagram of RXD2 Digital Filter Circuit.




Figure 24.12 Block Diagram of RXD2 Digital Filter Circuit

## 24.5 Special Mode 1 (I<sup>2</sup>C Mode)

I<sup>2</sup>C mode is provided for use as a simplified I<sup>2</sup>C interface compatible mode. Table 24.9 lists the I<sup>2</sup>C Mode Specifications. Tables 24.10 and 24.11 list the registers used in I<sup>2</sup>C mode and the settings. Table 24.12 lists the I<sup>2</sup>C Mode Functions, Figure 24.13 shows a Block Diagram of I<sup>2</sup>C Mode, and Figure 24.14 shows the Transfer to U2RB Register and Interrupt Timing.

As shown in Table 24.12, the MCU is placed in I<sup>2</sup>C mode by setting bits SMD2 to SMD0 to 010b and the IICM bit to 1. Because SDA2 transmit output has a delay circuit attached, SDA2 output does not change state until SCL2 goes low and remains stably low.

Table 24.9 I<sup>2</sup>C Mode Specifications

Item	Specification		
Transfer data format	Transfer data length: 8 bits		
Transfer clock	<ul> <li>Master mode         The CKDIR bit in the U2MR register is set to 0 (internal clock): fj/(2(n+1))         fj = f1, f8, f32, fC n = Value set in U2BRG register: 00h to FFh     </li> <li>Slave mode         The CKDIR bit is set to 1 (external clock): Input from the SCL2 pin     </li> </ul>		
Transmit start conditions	To start transmission, the following requirements must be met: (1)  • The TE bit in the U2C1 register is set to 1 (transmission enabled).  • The TI bit in the U2C1 register is set to 0 (data in the U2TB register).		
Receive start conditions	To start reception, the following requirements must be met: (1)  • The RE bit in the U2C1 register is set to 1 (reception enabled).  • The TE bit in the U2C1 register is set to 1 (transmission enabled).  • The TI bit in the U2C1 register is set to 0 (data in the U2TB register).		
Interrupt request generation timing	Start/stop condition detection, no acknowledgement detection, or acknowledgement detection		
Error detection	Overrun error (2) This error occurs if the serial interface starts receiving the next unit of data before reading the U2RB register and receives the 8th bit of the next unit of data.		
Selectable functions	<ul> <li>SDA2 digital delay No digital delay or a delay of 2 to 8 U2BRG count source clock cycles can be selected.</li> <li>Clock phase setting With or without clock delay can be selected.</li> </ul>		

- 1. If an external clock is selected, the requirements must be met while the external clock is held high.
- 2. If an overrun error occurs, the received data in the U2RB register will be undefined. The IR bit in the S2RIC register remains unchanged.




Figure 24.13 Block Diagram of I<sup>2</sup>C Mode

Table 24.10 Registers Used and Settings in I<sup>2</sup>C Mode (1)

Danistan	D:a	Function			
Register Bit		Master	Slave		
U2TB (1)	b0 to b7	Set transmit data.	Set transmit data.		
U2RB (1)	b0 to b7	Receive data can be read.	Receive data can be read.		
	b8	ACK or NACK is set in this bit.	ACK or NACK is set in this bit.		
	OER	Overrun error flag	Overrun error flag		
U2BRG	b0 to b7	Set the transfer rate.	Disabled		
U2MR (1)	SMD2 to SMD0	Set to 010b.	Set to 010b.		
	CKDIR	Set to 0.	Set to 1.		
	IOPOL	Set to 0.	Set to 0.		
U2C0	CLK0, CLK1	Select the count source for the U2BRG register.	Disabled		
	CRS	Disabled because CRD = 1.	Disabled because CRD = 1.		
	TXEPT	Transmit register empty flag	Transmit register empty flag		
	CRD	Set to 1.	Set to 1.		
	NCH	Set to 1.	Set to 1.		
	CKPOL	Set to 0.	Set to 0.		
	UFORM	Set to 1.	Set to 1.		
U2C1	TE	Set to 1 to enable transmission.	Set to 1 to enable transmission.		
	TI	Transmit buffer empty flag	Transmit buffer empty flag		
	RE	Set to 1 to enable reception.	Set to 1 to enable reception.		
	RI	Reception complete flag	Reception complete flag		
	U2IRS	Disabled	Disabled		
U2RRM, U2LCH, U2ERE		Set to 0.	Set to 0.		
U2SMR	IICM	Set to 1.	Set to 1.		
	BBS	Bus busy flag	Bus busy flag		
	b3 to b7	Set to 0.	Set to 0.		
U2SMR2	IICM2	Refer to <b>Table 24.12 I<sup>2</sup>C Mode Functions</b> .	Refer to <b>Table 24.12 I<sup>2</sup>C Mode Functions</b> .		
	CSC	Set to 1 to enable clock synchronization.	Set to 0.		
	SWC	Set to 1 to fix SCL2 output low at the falling edge of the 9th bit of clock.	Set to 1 to fix SCL2 output low at the falling edge of the 9th bit of clock.		
	STAC	Set to 0.	Set to 1 to initialize UART2 at start condition detection.		
	SWC2	Set to 1 to forcibly pull SCL2 output low.	Set to 1 to forcibly pull SCL2 output low.		
	SDHI	Set to 1 to disable SDA2 output.	Set to 1 to disable SDA2 output.		
	b7	Set to 0.	Set to 0.		
U2SMR3	b0, b2, b4, NODC	Set to 0.	Set to 0.		
	СКРН	Refer to Table 24.12 I <sup>2</sup> C Mode Functions.	Refer to <b>Table 24.12 I<sup>2</sup>C Mode Functions</b> .		
	DL0 to DL2	Set the amount of SDA2 digital delay.	Set the amount of SDA2 digital delay.		

#### Note:

1. Set the bits not listed in this table to 0 when writing to the above registers in I<sup>2</sup>C mode.

Table 24.11 Registers Used and Settings in I<sup>2</sup>C Mode (2)

Pogistor	Bit	Function			
Register Bit		Master	Slave		
U2SMR4	STAREQ	Set to 1 to generate a start condition.	Set to 0.		
	RSTAREQ	Set to 1 to generate a restart condition.	Set to 0.		
	STPREQ	Set to 1 to generate a stop condition.	Set to 0.		
	STSPSEL	Set to 1 to output each condition.	Set to 0.		
	ACKD	Select ACK or NACK.	Select ACK or NACK.		
	ACKC	Set to 1 to output ACK data.	Set to 1 to output ACK data.		
	SCLHI	Set to 1 to stop SCL2 output when a stop condition is detected.	Set to 0.		
	SWC9	Set to 0.	Set to 1 to hold SCL2 low at the falling edge of the 9th bit of clock.		
URXDF	DF2EN	Set to 0.	Set to 0.		
U2SMR5	MP	Set to 0.	Set to 0.		

Table 24.12 I<sup>2</sup>C Mode Functions

	Clock Synchronous		I <sup>2</sup> C Mode (SMD2 to S	SMD0 = 010b, IICM =	1)	
Function	Serial I/O Mode	IICM2 = 0 (NAC	K/ACK interrupt)	IICM2 = 1 (UART transmit/receive interrupt)		
. and.o.	(SMD2 to SMD0 = 001b, IICM = 0)	CKPH = 0 (No Clock Delay)	CKPH = 1 (With Clock Delay)	CKPH = 0 (No Clock Delay)	CKPH = 1 (With Clock Delay)	
Source of UART2 bus collision interrupt (1, 5)	_		on or stop condition de STSPSEL Bit Function			
Source of UART2 transmit/ NACK2 interrupt (1, 6)	UART2 transmission Transmission started or completed (selectable by U2IRS bit)	detection (NACK) Rising edge of SCL2 9th bit		UART2 transmission Rising edge of SCL2 9th bit	UART2 transmission Falling edge of SCL2 next to 9th bit	
Source of UART2 receive/ACK2 interrupt (1, 6)	UART2 reception When 8th bit received CKPOL = 0 (rising edge) CKPOL = 1 (falling edge)	Acknowledgment dete Rising edge of SCL2		UART2 reception Falling edge of SCL2 9th bit		
Timing for transferring data from UART receive shift register to U2RB register	CKPOL = 0 (rising edge) CKPOL = 1 (falling edge)	Rising edge of SCL2	9th bit	Falling edge of SCL2 9th bit	Falling and rising edges of SCL2 9th bit	
UART2 transmission output delay	No delay	With delay				
TXD2/SDA2 functions	TXD2 output	SDA2 I/O				
RXD2/SCL2 functions	RXD2 input	SCL2 I/O				
CLK2 function	CLK2 input or output port selected	- (Usable in I <sup>2</sup> C mode.)				
Noise filter width	15 ns	200 ns				
Read of RXD2 and SCL2 pin levels	Enabled when the corresponding port direction bit = 0	Enabled regardless of the content of the corresponding port direction bit.				
Initial value of TXD2 and SDA2 outputs	CKPOL = 0 (high) CKPOL = 1 (low)	The value set in the p	ort register before setti	ng I <sup>2</sup> C mode. <sup>(2)</sup>		
Initial and end values of SCL2	ı	High	Low	High	Low	
DTC source number 14 <sup>(6)</sup>	UART2 reception When 8th bit received CKPOL = 0 (rising edge) CKPOL = 1 (falling edge)	Acknowledgment detection (ACK)		UART2 reception Falling edge of SCL2 9th bit		
DTC source number 15 <sup>(6)</sup>	UART2 transmission Transmission started or completed (selectable by U2IRS bit)	UART2 transmission Rising edge of SCL2 9th bit	UART2 transmission Falling edge of SCL2 next to 9th bit	UART2 transmission Rising edge of SCL2 9th bit	UART2 transmission Falling edge of SCL2 next to 9th bit	
Storage of receive data	The 1st to 8th bits of the received data are stored in bits b0 to b7 in the	are stored 7 in the stored in bits b7 to b0 in the U2RB register.		The 1st to 7th bits of the received data ar stored in bits b6 to b0 in the U2RB registe 8th bit is stored in bit b8 in the U2RB register.		
	U2RB register.				The 1st to 8th bits are stored in bits b7 to b0 in the U2RB register. (3)	
Read of receive data	The U2RB register status	s read.			Bits b6 to b0 in the U2RB register are read as bits b7 to b1. Bit b8 in the U2RB register is read as bit b0. (4)	

- 1. If the source of any interrupt is changed, the IR bit in the interrupt control register for the changed interrupt may inadvertently be set to 1 (interrupt requested). (Refer to 11.8 Notes on Interrupts.)
  - If one of the bits listed below is changed, the interrupt source, the interrupt timing, and others change. Always be sure to set the IR bit to 0 (interrupt not requested) after changing these bits:
  - Bits SMD2 to SMD0 in the U2MR register, the IICM bit in the U2SMR register, the IICM2 bit in the U2SMR2 register, and the CKPH bit in the U2SMR3 register.
- 2. Set the initial value of SDA2 output while bits SMD2 to SMD0 in the U2MR register are 000b (serial interface disabled).
- 3. Second data transfer to the U2RB register (rising edge of SCL2 9th bit)
- 4. First data transfer to the U2RB register (falling edge of SCL2 9th bit)
- 5. Refer to Figure 24.16 STSPSEL Bit Functions.
- 6. Refer to Figure 24.14 Transfer to U2RB Register and Interrupt Timing.




Figure 24.14 Transfer to U2RB Register and Interrupt Timing

## 24.5.1 Detection of Start and Stop Conditions

Whether a start or a stop condition has been detected is determined.

A start condition detect interrupt request is generated when the SDA2 pin changes state from high to low while the SCL2 pin is in the high state. A stop condition detect interrupt request is generated when the SDA2 pin changes state from low to high while the SCL2 pin is in the high state.

Because the start and stop condition detect interrupts share an interrupt control register and vector, check the BBS bit in the U2SMR register to determine which interrupt source is requesting the interrupt.

Figure 24.15 shows the Detection of Start and Stop Conditions.




Figure 24.15 Detection of Start and Stop Conditions

## 24.5.2 Output of Start and Stop Conditions

A start condition is generated by setting the STAREQ bit in the U2SMR4 register to 1 (start).

A restart condition is generated by setting the RSTAREQ bit in the U2SMR4 register to 1 (start).

A stop condition is generated by setting the STPREQ bit in the U2SMR4 register to 1 (start).

The output procedure is as follows:

- (1) Set the STAREQ, RSTAREQ, or STPREQ bit to 1 (start).
- (2) Set the STSPSEL bit in the U2SMR4 register to 1 (output).

Table 24.13 lists the STSPSEL Bit Functions. Figure 24.16 shows the STSPSEL Bit Functions.

Table 24.13 STSPSEL Bit Functions

Function	STSPSEL = 0	STSPSEL = 1
SCL2/SDA2 pin output	Output of a transfer clock and data. Output of start/stop conditions is accomplished by a program using ports (no automatic generation by hardware)	Output of start/stop conditions according to bits STAREQ, RSTAREQ, and STPREQ
Start/stop condition interrupt request generation timing	Generation of start/stop conditions	Completion of start/stop condition generation




Figure 24.16 STSPSEL Bit Functions

#### 24.5.3 Transfer Clock

The transfer clock is used to transmit and receive data as is shown in **Figure 24.14 Transfer to U2RB Register** and **Interrupt Timing**.

The CSC bit in the U2SMR2 register is used to synchronize an internally generated clock (internal SCL2) and an external clock supplied to the SCL2 pin. When the CSC bit is set to 1 (clock synchronization enabled), if a falling edge on the SCL2 pin is detected while the internal SCL2 is high, the internal SCL2 goes low. The value of the U2BRG register is reloaded and counting of the low-level intervals starts. When the internal SCL2 changes state from low to high while the SCL2 pin is low, counting stops. When the SCL2 pin goes high, counting restarts. In this way, the UART2 transfer clock is equivalent to AND of the internal SCL2 and the clock signal applied to the SCL2 pin. The transfer clock works from a half cycle before the falling edge of the internal SCL2 1st bit to the rising edge of the 9th bit. To use this function, select an internal clock for the transfer clock.

The SWC bit in the U2SMR2 register can be used to select whether the SCL2 pin is fixed low or freed from low-level output at the falling edge of the 9th clock pulse.

If the SCLHI bit in the U2SMR4 register is set to 1 (enabled), SCL2 output is turned off (placed in the high impedance state) when a stop condition is detected.

Setting the SWC2 bit in the U2SMR2 register to 1 (low-level output) allows a low-level signal to be forcibly output from the SCL2 pin even during transmission or reception. Setting the SWC2 bit to 0 (transfer clock) allows the transfer clock to be output from or supplied to the SCL2 pin, instead of outputting a low-level signal. If the SWC9 bit in the U2SMR4 register is set to 1 (SCL hold low enabled) when the CKPH bit in the U2SMR3 register is 1, the SCL2 pin is fixed low at the falling edge of the clock pulse next to the 9th. Setting the SWC9 bit to 0 (SCL hold low disabled) frees the SCL2 pin from low-level output.

#### 24.5.4 SDA Output

The data written to bits b7 to b0 (D7 to D0) in the U2TB register is output in descending order from D7. The 9th bit (D8) is ACK or NACK.

Set the initial value of SDA2 transmit output when IICM is set to 1 (I<sup>2</sup>C mode) and bits SMD2 to SMD0 in the U2MR register are set to 000b (serial interface disabled).

Bits DL2 to DL0 in the U2SMR3 register allow addition of no delays or a delay of two to eight U2BRG count source clock cycles to the SDA2 output.

Setting the SDHI bit in the U2SMR2 register to 1 (SDA output disabled) forcibly places the SDA2 pin in the high impedance state. Do not write to the SDHI bit at the rising edge of the UART2 transfer clock.

#### 24.5.5 SDA Input

When the IICM2 bit is set to 0, the 1st to 8th bits (D7 to D0) of received data are stored in bits b7 to b0 in the U2RB register. The 9th bit (D8) is ACK or NACK.

When the IICM2 bit is set to 1, the 1st to 7th bits (D7 to D1) of received data are stored in bits b6 to b0 in the U2RB register and the 8th bit (D0) is stored in bit b8 in the U2RB register. Even when the IICM2 bit is set to 1, if the CKPH bit is 1, the same data as when the IICM2 bit is 0 can be read by reading the U2RB register after the rising edge of the 9th bit of the clock.

#### 24.5.6 ACK and NACK

When the STSPSEL bit in the U2SMR4 register is set to 0 (start and stop conditions not output) and the ACKC bit in the U2SMR4 register is set to 1 (ACK data output), the value of the ACKD bit in the U2SMR4 register is output from the SDA2 pin.

When the IICM2 bit is set to 0, a NACK interrupt request is generated if the SDA2 pin remains high at the rising edge of the 9th bit of the transmit clock. An ACK interrupt request is generated if the SDA2 pin is low at the rising edge of the 9th bit of the transmit clock.

When ACK2 (UART2 reception) is selected to generate a DTC request source, a DTC transfer can be activated by detection of an acknowledge.

## 24.5.7 Initialization of Transmission/Reception

When a start condition is detected while the STAC bit is set to 1 (UART2 initialization enabled), the serial interface operates as described below.

- The transmit shift register is initialized, and the contents of the U2TB register are transferred to the transmit shift register. In this way, the serial interface starts sending data when the next clock pulse is applied. However, the UART2 output value does not change state and remains the same as when a start condition was detected until the first bit of data is output in synchronization with the input clock.
- The receive shift register is initialized, and the serial interface starts receiving data when the next clock pulse is applied.
- The SWC bit is set to 1 (SCL wait output enabled). Consequently, the SCL2 pin is pulled low at the falling edge of the 9th clock.

Note that when UART2 transmission/reception is started using this function, the TI bit does not change state. Select the external clock as the transfer clock to start UART2 transmission/reception with this setting.

## 24.6 Multiprocessor Communication Function

When the multiprocessor communication function is used, data transmission/reception can be performed between a number of processors sharing communication lines by asynchronous serial communication, in which a multiprocessor bit is added to the data. For multiprocessor communication, each receiving station is addressed by a unique ID code. The serial communication cycle consists of two component cycles; an ID transmission cycle for specifying the receiving station, and a data transmission cycle for the specified receiving station. The multiprocessor bit is used to differentiate between the ID transmission cycle and the data transmission cycle. When the multiprocessor bit is set to 1, the cycle is an ID transmission cycle; when the multiprocessor bit is set to 0, the cycle is a data transmission cycle. Figure 24.17 shows a Multiprocessor Communication Example Using Multiprocessor Format (Data AAh Transmission to Receiving Station A).

The transmitting station first sends the ID code of the receiving station to perform communication as communication data with a 1 multiprocessor bit added. It then sends transmit data as communication data with a 0 multiprocessor bit added.

When communication data in which the multiprocessor bit is 1 is received, the receiving station compares that data with its own ID. If they match, the data to be sent next is received. If they do not match, the receive station continues to skip communication data until data in which the multiprocessor bit is 1 is again received.

UART2 uses the MPIE bit in the U2SMR5 register to implement this function. When the MPIE bit is set to 1, data transfer from the UART2 receive register to the U2RB register, receive error detection, and the settings of the status flags, the RI bit in the U2C1 register, bits FER and OER in the U2RB register, are disabled until data in which the multiprocessor bit is 1 is received. On receiving a receive character in which the multiprocessor bit is 1, the MPRB bit in the U2RB register is set to 1 and the MPIE in the U2SMR5 register bit is set to 0, thus normal reception is resumed.

When the multiprocessor format is specified, the parity bit specification is invalid. All other bit settings are the same as those in normal asynchronous mode (UART mode). The clock used for multiprocessor communication is the same as that in normal asynchronous mode (UART mode).

Figure 24.18 shows a Block Diagram of Multiprocessor Communication Function. Table 24.14 lists the Registers and Settings for Multiprocessor Communication Function.




Figure 24.17 Multiprocessor Communication Example Using Multiprocessor Format (Data AAh Transmission to Receiving Station A)




Figure 24.18 Block Diagram of Multiprocessor Communication Function

Table 24.14 Registers and Settings for Multiprocessor Communication Function

Register	Bit	Function	
U2TB (1)	b0 to b7	Set transmit data.	
	MPTB	Set to 0 or 1.	
U2RB (2)	b0 to b7	Receive data can be read.	
	MPRB	Multiprocessor bit	
	OER, FER, SUM	Error flag	
U2BRG	b0 to b7	Set the transfer rate.	
U2MR	SMD2 to SMD0	Set to 100b when transfer data is 7 bits long.	
		Set to 101b when transfer data is 8 bits long.	
	CKDIR	Select an internal clock or external clock.	
	STPS	Select the stop bit(s).	
	PRY, PRYE	Parity detection function disabled	
	IOPOL	Set to 0.	
U2C0	CLK0, CLK1	Select the U2BRG count source.	
	CRS	CTS or RTS function disabled	
	TXEPT	Transmit register empty flag	
	CRD	Set to 0.	
	NCH	Select the output format of the TXD2 pin.	
	CKPOL	Set to 0.	
	UFORM	Set to 0.	
U2C1	TE	Set to 1 to enable transmission.	
	TI	Transmit buffer empty flag	
	RE	Set to 1 to enable reception.	
	RI	Reception complete flag	
	U2IRS	Select the UART2 transmit interrupt source.	
	U2LCH	Set to 0.	
	U2ERE	Set to 0.	
U2SMR	b0 to b7	Set to 0.	
U2SMR2	b0 to b7	Set to 0.	
U2SMR3	b0 to b7	Set to 0.	
U2SMR4	b0 to b7	Set to 0.	
U2SMR5	MP	Set to 1.	
	MPIE	Set to 1.	
URXDF	DF2EN	Select the digital filter enabled or disabled.	

- 1. Set the MPTB bit to 1 when the ID data frame is transmitted. Set this bit to 0 when the data frame is transmitted.
- 2. When the MPRB bit is set to 1, received D7 to D0 are ID fields. When this bit is set to 0, received D7 to D0 are data fields.

### 24.6.1 Multiprocessor Transmission

Figure 24.19 shows a Sample Flowchart of Multiprocessor Data Transmission. Set the MPBT bit in the U2TB register to 1 for ID transmission cycles. Set the MPBT bit in the U2TB register to 0 for data transmission cycles. Other operations are the same as in universal asynchronous receiver/transmitter mode (UART mode).




Figure 24.19 Sample Flowchart of Multiprocessor Data Transmission

### 24.6.2 Multiprocessor Reception

Figure 24.20 shows a Sample Flowchart of Multiprocessor Data Reception. When the MPIE bit in the U2SMR5 register is set to 1, communication data is ignored until data in which the multiprocessor bit is 1 is received. Communication data with a 1 multiprocessor bit added is transferred to the U2RB register as receive data. At this time, a reception complete interrupt request is generated. Other operations are the same as in universal asynchronous receiver/transmitter mode (UART mode). Figure 24.21 shows a Receive Operation Example during Multiprocessor Communication (with 8-Bit Data/Multiprocessor Bit/One Stop Bit).




Figure 24.20 Sample Flowchart of Multiprocessor Data Reception




Figure 24.21 Receive Operation Example during Multiprocessor Communication (with 8-Bit Data/Multiprocessor Bit/One Stop Bit)

### 24.6.3 RXD2 Digital Filter Select Function

When the DF2EN bit in the URXDF register is set to 1 (RXD2 digital filer enabled), the RXD2 input signal is loaded internally via the digital filter circuit for noise reduction. The noise canceller consists of three cascaded latch circuits and a match detection circuit. The RXD2 input signal is sampled on the internal basic clock with a frequency 16 times the bit rate. It is recognized as a signal and the level is passed forward to the next circuit when three latch outputs match. When the outputs do not match, the previous value is retained.

In other words, when the level is changed within three clocks, the change is recognized as not a signal but noise. Figure 24.12 shows a Block Diagram of RXD2 Digital Filter Circuit.




Figure 24.22 Block Diagram of RXD2 Digital Filter Circuit

#### 24.7 Notes on Serial Interface (UART2)

#### 24.7.1 Clock Synchronous Serial I/O Mode

#### 24.7.1.1 Transmission/Reception

When the  $\overline{RTS}$  function is used with an external clock, the  $\overline{RTS2}$  pin outputs a low-level signal, which informs the transmitting side that the MCU is ready for a receive operation. The  $\overline{RTS2}$  pin outputs a high-level signal when a receive operation starts. Therefore, the transmit timing and receive timing can be synchronized by connecting the  $\overline{RTS2}$  pin to the  $\overline{CTS2}$  pin of the transmitting side. The  $\overline{RTS}$  function is disabled when an internal clock is selected.

#### 24.7.1.2 Transmission

If an external clock is selected, the following conditions must be met while the external clock is held high when the CKPOL bit in the U2C0 register is set to 0 (transmit data output at the falling edge and receive data input at the rising edge of the transfer clock), or while the external clock is held low when the CKPOL bit is set to 1 (transmit data output at the rising edge and receive data input at the falling edge of the transfer clock).

- The TE bit in the U2C1 register is set to 1 (transmission enabled).
- The TI bit in the U2C1 register is set to 0 (data in the U2TB register).
- If the  $\overline{\text{CTS}}$  function is selected, input to the  $\overline{\text{CTS2}}$  pin is low.

### 24.7.1.3 Reception

In clock synchronous serial I/O mode, the shift clock is generated by activating the transmitter. Set the UART2-associated registers for transmission even if the MCU is used for reception only. Dummy data is output from the TXD2 pin during reception.

When an internal clock is selected, the shift clock is generated by setting the TE bit in the U2C1 register to 1 (transmission enabled) and setting dummy data in the U2TB register. When an external clock is selected, the shift clock is generated by setting the TE bit to 1 (transmission enabled), setting dummy data in the U2TB register, and inputting an external clock.

If data is received consecutively, an overrun error occurs when the RE bit in the U2C1 register is set to 1 (data in the U2RB register) and the next receive data is received in the UART2 receive register. Then, the OER bit in the U2RB register is set to 1 (overrun error). At this time, the U2RB register value is undefined. If an overrun error occurs, the IR bit in the S2RIC register remains unchanged.

To receive data consecutively, set dummy data in the low-order byte in the U2TB register per each receive operation.

If an external clock is selected, the following conditions must be met while the external clock is held high when the CKPOL bit is set to 0, or while the external clock is held low when the CKPOL bit is set to 1.

- The RE bit in the U2C1 register is set to 1 (reception enabled).
- The TE bit in the U2C1 register is set to 1 (transmission enabled).
- The TI bit in the U2C1 register is set to 0 (data in the U2TB register).

#### 24.7.2 Clock Asynchronous Serial I/O (UART) Mode

#### 24.7.2.1 Transmission/Reception

When the RTS function is used with an external clock, the RTS2 pin outputs a low-level signal, which informs the transmitting side that the MCU is ready for a receive operation. The RTS2 pin outputs a high-level signal when a receive operation starts. Therefore, the transmit timing and receive timing can be synchronized by connecting the  $\overline{RTS2}$  pin to the  $\overline{CTS2}$  pin of the transmitting side. The  $\overline{RTS}$  function is disabled when an internal clock is selected.

#### 24.7.2.2 **Transmission**

If an external clock is selected, the following conditions must be met while the external clock is held high when the CKPOL bit in the U2C0 register is set to 0 (transmit data output at the falling edge and receive data input at the rising edge of the transfer clock), or while the external clock is held low when the CKPOL bit is set to 1 (transmit data output at the rising edge and receive data input at the falling edge of the transfer clock).

- The TE bit in the U2C1 register is set to 1 (transmission enabled)
- The TI bit in the U2C1 register is set to 0 (data in the U2TB register)
- If the CTS function is selected, input on the CTS2 pin is low.

#### 24.7.3 Special Mode 1 (I<sup>2</sup>C Mode)

To generate start, stop, and restart conditions, set the STSPSEL bit in the U2SMR4 register to 0 and wait for more than half cycle of the transfer clock before changing each condition generation bit (STAREQ, RSTAREQ, and STPREQ) from 0 to 1.

## 25. Clock Synchronous Serial Interface

The clock synchronous serial interface is configured as follows.

The clock synchronous serial interface uses the registers at addresses 0193h to 019Dh. Registers, bits, symbols, and functions vary even for the same addresses depending on the mode. Refer to the registers of each function for details. Also, the differences between clock synchronous communication mode and clock synchronous serial mode are the options of the transfer clock, clock output format, and data output format.

#### 25.1 Mode Selection

The clock synchronous serial interface supports four modes.

Table 25.1 lists the Mode Selections. Refer to **26. Synchronous Serial Communication Unit (SSU)**, **27. I<sup>2</sup>C bus Interface** and the sections that follow for details of each mode.

Table 25.1 Mode Selections

IICSEL Bit in SSUIICSR Register	Bit 7 in 0198h (ICE Bit in ICCR1 Register)	Bit 0 in 019Dh (SSUMS Bit in SSMR2 Register, FS Bit in SAR Register)	Function	Mode
0	0	0	Synchronous serial communication unit	Clock synchronous communication mode
0	0	1		4-wire bus communication mode
1	1	0	I <sup>2</sup> C bus interface	I <sup>2</sup> C bus interface mode
1	1	1		Clock synchronous serial mode

# 26. Synchronous Serial Communication Unit (SSU)

The synchronous serial communication unit (SSU) supports clock synchronous serial data communication.

#### 26.1 Introduction

Table 26.1 shows the Synchronous Serial Communication Unit Specifications. Figure 26.1 shows a Block Diagram of Synchronous Serial Communication Unit.

Table 26.1 Synchronous Serial Communication Unit Specifications

Item	Specification
Transfer data format	Transfer data length: 8 to 16 bits
	Continuous transmission and reception of serial data are enabled since both
	transmitter and receiver have buffer structures.
Operating modes	Clock synchronous communication mode
	4-wire bus communication mode (including bidirectional communication)
Master/slave device	Selectable
I/O pins	SSCK (I/O): Clock I/O pin
	SSI (I/O): Data I/O pin
	SSO (I/O): Data I/O pin
	SCS (I/O): Chip-select I/O pin
Transfer clocks	<ul> <li>When the MSS bit in the SSCRH register is set to 0 (operation as a slave device), an external clock is selected (input from the SSCK pin).</li> <li>When the MSS bit in the SSCRH register is set to 1 (operation as the master device), an internal clock (selectable among f1/256, f1/128, f1/64, f1/32, f1/16, f1/8 and f1/4, output from the SSCK pin) is selected.</li> <li>The clock polarity and the phase of SSCK can be selected.</li> </ul>
Receive error detection	Overrun error     An overrun error occurs during reception and completes in error. While the RDRF bit in the SSSR register is set to 1 (data in the SSRDR register) and when the next serial data reception is completed, the ORER bit is set to 1.
Multimaster error detection	Conflict error     When the SSUMS bit in the SSMR2 register is set to 1 (4-wire bus communication mode) and the MSS bit in the SSCRH register is set to 1 (operation as the master device) and when starting a serial communication, the CE bit in the SSSR register is set to 1 if a low-level signal applies to the SCS pin input. When the SSUMS bit in the SSMR2 register is set to 1 (4-wire bus communication mode), the MSS bit in the SSCRH register is set to 0 (operation as a slave device) and the SCS pin input changes state from low to high, the CE bit in the SSSR register is set to 1.
Interrupt requests	5 interrupt requests (transmit end, transmit data empty, receive data full, overrun error, and conflict error) (1).
Selectable functions	<ul> <li>Data transfer direction Selectable MSB first or LSB first</li> <li>SSCK clock polarity Selectable a low or high level when the clock stops</li> <li>SSCK clock phase Selectable edges for data change and data download</li> </ul>

#### Note:

1. All sources use a single interrupt vector table for the synchronous serial communication unit.




Figure 26.1 Block Diagram of Synchronous Serial Communication Unit

Table 26.2 Pin Configuration of Synchronous Serial Communication Unit

Pin Name	Assigned Pin	I/O	Function
SSI	P11_1	I/O	Data I/O
SCS	P11_3	I/O	Chip-select signal I/O
SSCK	P11_0	I/O	Clock I/O
SSO	P11_2	I/O	Data I/O

### 26.2 Registers

## 26.2.1 Module Standby Control Register (MSTCR)

Address (	0008h				
Bit	b7	b6	b5	b4	b

DIL	D7	DO	DO	D <del>4</del>	DS	IJZ	υı	DU
Symbol	1	MSTTRG	MSTTRC	MSTTRD	MSTIIC	1	1	_
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_
b1	_			
b2	_			
b3	MSTIIC	SSU, I <sup>2</sup> C bus standby bit	0: Active	R/W
			1: Standby (1)	
b4	MSTTRD	Timer RD standby bit	0: Active	R/W
			1: Standby <sup>(2, 3)</sup>	
b5	MSTTRC	Timer RC standby bit	0: Active	R/W
			1: Standby (4)	
b6	MSTTRG	Timer RG standby bit	0: Active	R/W
			1: Standby <sup>(5)</sup>	
b7	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_

#### Notes:

- 1. When the MSTIIC bit is set to 1 (standby), any access to the SSU or the I<sup>2</sup>C bus associated registers (addresses 0193h to 019Dh) is disabled.
- 2. When the MSTTRD bit is set to 1 (standby), any access to the timer RD associated registers (addresses 0135h to 015Fh) is disabled.
- 3. To set the MSTTRD bit to 1 (standby), set bits TCK2 to TCK0 in the TRDCRi (i = 0 or 1) register to 000b (f1).
- 4. When the MSTTRC bit is set to 1 (standby), any access to the timer RC associated registers (addresses 0120h to 0133h) is disabled.
- 5. When the MSTTRG bit is set to 1 (standby), any access to the timer RC associated registers (addresses 0170h to 017Fh) is disabled.

# 26.2.2 SSU/IIC Pin Select Register (SSUIICSR)

Address 018Ch Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol IICSEL 0 0 0 0 After Reset 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	IICSEL	SSU/I <sup>2</sup> C bus switch bit	0: SSU function selected	R/W
			1: I <sup>2</sup> C bus function selected	
b1	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	
b2	_			
b3	_	]		
b4	_			
b5	_			
b6	_			
b7	_	]		

#### 26.2.3 SS Bit Counter Register (SSBR)

Address	0193h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	BS3	BS2	BS1	BS0
After Reset	1	1	1	1	1	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	BS0	SSU data transfer length set bit (1)	b3 b2 b1 b0 0 0 0 0: 16 bits	R/W
b1	BS1		1 0 0 0 0 8 bits	R/W
b2	BS2		1 0 0 1: 9 bits	R/W
b3	BS3		1 0 1 0: 10 bits	R/W
			1 0 1 1: 11 bits	
			1 1 0 0: 12 bits	
			1 1 0 1: 13 bits	
			1 1 1 0: 14 bits	
			1 1 1 1: 15 bits	
b4	_	Nothing is assigned. If necessary, set t	o 0. When read, the content is 1.	_
b5	_			
b6	_			
b7	_			


#### Note:

1. Do not write to bits BS0 to BS3 during the SSU operation. Write to these bits when the RE bit in the SSER register is set to 0 (reception disabled) and the TE bit is set to 0 (transmission disabled). To set the SSBR register, set the RE bit in the SSER register to 0 and the TE bit to 0.

## Bits BS0 to BS3 (SSU Data Transfer Length Set Bit)

From 8 to 16 bits can be used as the SSU data transfer length.

#### SS Transmit Data Register (SSTDR) 26.2.4



Bit	Symbol	Function	R/W
b15 to b0		This register stores transmit data. (1) When the SSTRSR register is detected as empty, the stored transmit data is transferred to the SSTRSR register and transmission starts. When the next transmit data is written to the SSTDR register during the data transmission from the SSTRSR register, continuous transmission is enabled. When the MLS bit in the SSMR register is set to 1 (transfer data with LSB first), the MSB-LSB inverted data is read after writing to the SSTDR register.	R/W

#### Note:

1. When the SSU data transfer length is set to 9 bits or more with the SSBR register, access the SSTDR register in 16-bit units.

### 26.2.5 SS Receive Data Register (SSRDR)

Address (	0197h to 0	)196h						
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	_
After Reset	1	1	1	1	1	1	1	1
Bit	b15	b14	b13	b12	b11	b10	b9	b8
Symbol	_			_	_	_	_	_
After Reset	1	1	1	1	1	1	1	1

Bit	Symbol	Function	R/W
b15 to b0		This register stores receive data. (1, 2)	R
		The receive data is transferred to the SSRDR register and the receive operation is completed when 1 byte of data has been received by the SSTRSR register. At this time, the next reception is enabled.	
		Continuous reception is enabled using registers SSTRSR and SSRDR.	

- 1. When the ORER bit in the SSSR register is set to 1 (overrun error), the SSRDR register retains the data received before an overrun error occurs. When an overrun error occurs, the receive data is discarded.
- 2. When the SSU data transfer length is set to 9 bits or more with the SSBR register, access the SSRDR register in 16-bit units.

#### 26.2.6 SS Control Register H (SSCRH)

Address 0198h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	RSSTP	MSS	_	_	CKS2	CKS1	CKS0
After Reset	0	0	0	0	0	0	0	0

Bit	Cymbol	Bit Name	Function	R/W			
	Symbol						
b0	CKS0	Transfer clock select bit (1)	0 0 0: f1/256	R/W			
b1	CKS1	1	1	R/W			
b2	CKS2	-	0 0 1: f1/128	R/W			
02	ONOZ		0 1 0: f1/64	11/ //			
			0 1 1: f1/32				
			1 0 0: f1/16				
			1 0 1: f1/8				
			1 1 0: f1/4				
			1 1 1: Do not set.				
b3	_	Nothing is assigned. If necessary,	Nothing is assigned. If necessary, set to 0. When read, the content is 0.				
b4	_						
b5	MSS	Master/slave device select bit (2)	0: Operation as a slave device	R/W			
			1: Operation as the master device				
b6	RSSTP	Receive single stop bit (3)	0: Receive operation is continued after receiving 1 byte	R/W			
		and an array arr	of data				
			1: Receive operation is completed after receiving 1				
			byte of data				
b7		Nothing is assigned. If necessary	set to 0. When read, the content is 0.				
υ,	_	inothing is assigned. If hecessary,	SEL LO U. VVIIEIT TEAU, LITE COTTLETTL IS U.	_			

- 1. The set clock is used when an internal clock is selected.
- 2. The SSCK pin functions as the transfer clock output pin when the MSS bit is set to 1 (operation as the master device). The MSS bit is set to 0 (operation as a slave device) when the CE bit in the SSSR register is set to 1 (conflict error occurs).
- 3. The RSSTP bit is disabled when the MSS bit is set to 0 (operation as a slave device).

## 26.2.7 SS Control Register L (SSCRL)

Address 0199h

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_	SOL	SOLP	_	_	SRES	_	
After Reset	0	1	1	1	1	1	0	1	•

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessary,	set to 0. When read, the content is 1.	_
b1	SRES	SSU control unit reset bit	When 1 is written to this bit, the SSU control unit and the SSTRSR register are reset.	R/W
			The value of the SSU internal register (1) is retained.	
b2		Nothing is assigned. If necessary,	set to 0. When read, the content is 1.	_
b3	_			
b4	SOLP	SOL write protect bit (2)	When 0 is written to this bit, the output level can be changed by the SOL bit.  The SOLP bit remains unchanged even if 1 is written to it. When read, the content is 1.	R/W
b5	SOL	Serial data output value setting bit	When read 0: Serial data output is low 1: Serial data output is high When written (2, 3) 0: Data output is low 1: Data output is high	R/W
b6	_	Nothing is assigned. If necessary,	set to 0. When read, the content is 1.	_
b7	_	Nothing is assigned. If necessary,	set to 0. When read, the content is 0.	_

#### Notes:

- 1. Registers SSBR, SSCRH, SSCRL, SSMR, SSER, SSSR, SSMR2, SSTDR, and SSRDR.
- 2. For the data output after serial data transmission, the last bit value of the transmitted serial data is retained. If the content of the SOL bit is rewritten before or after serial data transmission, the change is immediately reflected in the data output.
  - When writing to the SOL bit, set the SOLP bit to 0 and the SOL bit to 0 or 1 simultaneously by the MOV instruction.
- 3. Do not write to the SOL bit during data transfer.

## 26.2.8 SS Mode Register (SSMR)

Address 019Ah

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	MLS	CPOS	CPHS	_	BC3	BC2	BC1	BC0
After Reset	0	0	0	1	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	BC0	Bit counter 3 to 0	b3 b2 b1 b0	R
b1	BC1	1	0 0 0 0: 16 bits left 0 0 0 1: 1 bit left	R
b2	BC2	1	0 0 1 0: 2 bits left	R
b3	BC3	1	0 0 1 1: 3 bits left	R
			0 1 0 0: 4 bits left	
			0 1 0 1: 5 bits left	
			0 1 1 0: 6 bits left	
			0 1 1 1: 7 bits left	
			1 0 0 0: 8 bits left	
			1 0 0 1: 9 bits left	
			1 0 1 0: 10 bits left	
			1 0 1 1: 11 bits left	
			1 1 0 0: 12 bits left	
			1 1 0 1: 13 bits left	
			1 1 1 0: 14 bits left	
			1 1 1 1: 15 bits left	
b4	_	Nothing is assigned. If necessary, se	et to 0. When read, the content is 1.	_
b5	CPHS	SSCK clock phase select bit (1)	0: Data change at odd edges	R/W
		South Clock pinaco Solost Sit	(Data download at even edges)	
			1: Data change at even edges	
			(Data download at odd edges)	
b6	CPOS	SSCK clock polarity select bit (1)	0: High when clock stops	R/W
			1: Low when clock stops	
b7	MLS	MSB first/LSB first select bit	0: Transfer data with MSB first	R/W
			1: Transfer data with LSB first	

#### Note:

1. Refer to **26.3.1.1 Association between Transfer Clock Polarity**, **Phase**, **and Data** for the settings of bits CPHS and CPOS.

When the SSUMS bit in the SSMR2 register is set to 0 (clock synchronous communication mode), set the CPHS bit to 0 and the CPOS bit to 0.

# 26.2.9 SS Enable Register (SSER)

Address 019Bh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TIE	TEIE	RIE	TE	RE	_	_	CEIE
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	CEIE	Conflict error interrupt enable bit	Conflict error interrupt request disabled     Conflict error interrupt request enabled	R/W
b1	_	Nothing is assigned. If necessary	, set to 0. When read, the content is 0.	_
b2	_			
b3	RE	Reception enable bit	0: Reception disabled 1: Reception enabled	R/W
b4	TE	Transmission enable bit	0: Transmission disabled 1: Transmission enabled	R/W
b5	RIE	Receive interrupt enable bit	Receive data full and overrun error interrupt requests disabled     Receive data full and overrun error interrupt requests enabled	R/W
b6	TEIE	Transmit end interrupt enable bit	Transmit end interrupt request disabled     Transmit end interrupt request enabled	R/W
b7	TIE	Transmit interrupt enable bit	Transmit data empty interrupt request disabled     Transmit data empty interrupt request enabled	R/W

## 26.2.10 SS Status Register (SSSR)

Address 019Ch

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TDRE	TEND	RDRF	_	_	ORER	_	CE
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	CE	Conflict error flag (1)	0: No conflict error	R/W
			1: Conflict error <sup>(2)</sup>	
b1	_	Nothing is assigned. If necessary, s	set to 0. When read, the content is 0.	_
b2	ORER	Overrun error flag (1)	0: No overrun error	R/W
			1: Overrun error (3)	
b3		Nothing is assigned. If necessary, s	set to 0. When read, the content is 0.	_
b4	_			
b5	RDRF	Receive data register full flag (1, 4)	0: No data in the SSRDR register	R/W
			1: Data in the SSRDR register	
b6	TEND	Transmit end flag (1, 5)	0: TDRE bit is set to 0 when transmitting the last bit of	R/W
			transmit data	
			1: TDRE bit is set to 1 when transmitting the last bit of	
			transmit data	
b7	TDRE	Transmit data empty flag (1, 5, 6)	0: No data transferred from registers SSTDR to	R/W
			SSTRSR	
			1: Data transferred from registers SSTDR to SSTRSR	

#### Notes:

- 1. Writing 1 to the CE, ORER, RDRF, TEND, or TDRE bit is disabled. To set any of these bits to 0, first read 1 then write 0.
- 2. When the serial communication is started while the SSUMS bit in the SSMR2 register is set to 1 (4-wire bus communication mode) and the MSS bit in the SSCRH register is set to 1 (operation as the master device), the CE bit is set to 1 if a low-level signal is applied to the SCS pin input. Refer to 26.5.4 SCS Pin Control and Arbitration for more information.
  - When the SSUMS bit in the SSMR2 register is set to 1 (4-wire bus communication mode), the MSS bit in the SSCRH register is set to 0 (operation as a slave device) and the SCS pin input changes the level from low to high during transfer, the CE bit is set to 1.
- 3. Indicates when an overrun error occurs during reception and completes in error. If the next serial data receive operation is completed while the RDRF bit is set to 1 (data in the SSRDR register), the ORER bit is set to 1. After the ORER bit is set to 1 (overrun error), receive operation is disabled while the bit remains 1. Transmit operation is also disabled while the MSS bit is set to 1 (operation as the master device).
- 4. The RDRF bit is set to 0 when reading the data from the SSRDR register.
- 5. Bits TEND and TDRE are set to 0 when writing data to the SSTDR register.
- 6. The TDRE bit is set to 1 when the TE bit in the SSER register is set to 1 (transmission enabled).

To access the SSSR register successively, insert one or more NOP instructions between the instructions used for access.

## 26.2.11 SS Mode Register 2 (SSMR2)

Address 019Dh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	BIDE	SCKS	CSS1	CSS0	SCKOS	SOOS	CSOS	SSUMS
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	SSUMS	SSU mode select bit (1)	Clock synchronous communication mode     4-wire bus communication mode	R/W
b1	CSOS	SCS pin open-drain output select bit	0: CMOS output 1: N-channel open-drain output	R/W
b2	SOOS	Serial data open-drain output select bit <sup>(1)</sup>	0: CMOS output <sup>(5)</sup> 1: N-channel open-drain output	R/W
b3	SCKOS	SSCK pin open-drain output select bit	0: CMOS output 1: N-channel open-drain output	R/W
b4	CSS0	SCS pin select bit (2)	b5 b4	R/W
b5	CSS1		0 0: Function as a port 0 1: Function as the SCS input pin 1 0: Function as the SCS output pin (3) 1 1: Function as the SCS output pin (3)	R/W
b6	SCKS	SSCK pin select bit	0: Function as a port 1: Function as the serial clock pin	R/W
b7	BIDE	Bidirectional mode enable bit (1, 4)	Standard mode (communication using 2 pins of data input and data output)     Bidirectional mode (communication using 1 pin of data input and data output)	R/W

#### Notes:

- 1. Refer to 26.3.2.1 Association between Data I/O Pins and SS Shift Register for information on the combinations of data I/O pins.
- 2. The SCS pin functions as a port, regardless of the values of bits CSS0 and CSS1 when the SSUMS bit is set to 0 (clock synchronous communication mode).
- 3. This bit functions as the  $\overline{SCS}$  input pin before starting transfer.
- 4. The BIDE bit is disabled when the SSUMS bit is set to 0 (clock synchronous communication mode).
- 5. When the SOOS bit is set to 0 (CMOS output), set the port direction register bits corresponding to pins SSI and SSO to 0 (input mode).

### 26.3 Common Items for Multiple Modes

#### 26.3.1 Transfer Clock

The transfer clock can be selected from among seven internal clocks (f1/256, f1/128, f1/64, f1/32, f1/16, f1/8, and f1/4) and an external clock.

To use the synchronous serial communication unit, set the SCKS bit in the SSMR2 register to 1 and select the SSCK pin as the serial clock pin.

When the MSS bit in the SSCRH register is set to 1 (operation as the master device), an internal clock can be selected and the SSCK pin functions as output. When transfer is started, the SSCK pin outputs a clock at the transfer rate selected by bits CKS0 to CKS2 in the SSCRH register.

When the MSS bit in the SSCRH register is set to 0 (operation as a slave device), an external clock can be selected and the SSCK pin functions as input.

## 26.3.1.1 Association between Transfer Clock Polarity, Phase, and Data

The association between the transfer clock polarity, phase, and data changes according to the combination of the SSUMS bit in the SSMR2 register and bits CPHS and CPOS in the SSMR register.

Figure 26.2 shows the Association between Transfer Clock Polarity, Phase, and Transfer Data.

Also, the MSB-first transfer or LSB-first transfer can be selected by setting the MLS bit in the SSMR register. When the MLS bit is set to 1, transfer is started from the LSB and proceeds to the MSB. When the MLS bit is set to 0, transfer is started from the MSB and proceeds to the LSB.




Figure 26.2 Association between Transfer Clock Polarity, Phase, and Transfer Data

## 26.3.2 SS Shift Register (SSTRSR)

The SSTRSR register is a shift register for transmitting and receiving serial data.

When transmit data is transferred from the SSTDR register to the SSTRSR register and the MLS bit in the SSMR register is set to 0 (MSB first), bit 0 in the SSTDR register is transferred to bit 0 in the SSTRSR register. When the MLS bit is set to 1 (LSB first), bit 7 in the SSTDR register is transferred to bit 0 in the SSTRSR register.

#### 26.3.2.1 Association between Data I/O Pins and SS Shift Register

The connection between the data I/O pins and the SSTRSR register (SS shift register) changes according to a combination of the MSS bit in the SSCRH register and the SSUMS bit in the SSMR2 register. The connection also changes according to the BIDE bit in the SSMR2 register.

Figure 26.3 shows the Association between Data I/O Pins and SSTRSR Register.




Figure 26.3 Association between Data I/O Pins and SSTRSR Register

### 26.3.3 Interrupt Requests

The synchronous serial communication unit has five interrupt requests: transmit data empty, transmit end, receive data full, overrun error, and conflict error. Since these interrupt requests are assigned to the synchronous serial communication unit interrupt vector table, determining interrupt sources by flags is required. Table 26.3 shows the Interrupt Requests of Synchronous Serial Communication Unit.

Table 26.3 Interrupt Requests of Synchronous Serial Communication Unit

Interrupt Request	Abbreviation	Generation Condition		
Transmit data empty	TXI	TIE = 1 and TDRE = 1		
Transmit end	TEI	TEIE = 1 and TEND = 1		
Receive data full	RXI	RIE = 1 and RDRF = 1		
Overrun error	OEI	RIE = 1 and ORER = 1		
Conflict error	CEI	CEIE = 1 and CE = 1		

CEIE, RIE, TEIE, TIE: Bits in SSER register ORER, RDRF, TEND, TDRE: Bits in SSSR register

If the generation conditions in Table 26.3 are met, an interrupt request of the synchronous serial communication unit is generated. Set each interrupt source to 0 by the synchronous serial communication unit interrupt routine.

However, bits TDRE and TEND are automatically set to 0 by writing transmit data to the SSTDR register and the RDRF bit is automatically set to 0 by reading the SSRDR register. In particular, the TDRE bit is set to 1 (data transferred from registers SSTDR to SSTRSR) at the same time transmit data is written to the SSTDR register. If the TDRE bit is further set to 0 (data not transferred from registers SSTDR to SSTRSR), additional 1 byte may be transmitted.

#### 26.3.4 Communication Modes and Pin Functions

The synchronous serial communication unit switches the functions of the I/O pins in each communication mode according to the setting of the MSS bit in the SSCRH register and bits RE and TE in the SSER register. Table 26.4 shows the Association between Communication Modes and I/O Pins.

Table 26.4 Association between Communication Modes and I/O Pins

Communication Mode	Bit Setting					Pin State		
Communication Mode	SSUMS	BIDE	MSS	TE	RE	SSI	SSO	SSCK
Clock synchronous	0	Disabled	0	0	1	Input	_ (1)	Input
communication mode				1	0	_ (1)	Output	Input
					1	Input	Output	Input
			1	0	1	Input	_ (1)	Output
				1	0	_ (1)	Output	Output
					1	Input	Output	Output
4-wire bus	1	0	0	0	1	_ (1)	Input	Input
communication mode				1	0	Output	_ (1)	Input
					1	Output	Input	Input
			1	0	1	Input	_ (1)	Output
				1	0	_ (1)	Output	Output
					1	Input	Output	Output
4-wire bus	1	1	0	0	1	_ (1)	Input	Input
(bidirectional) communication mode (2)		_	-	1	0	_ (1)	Output	Input
			1	0	1	_ (1)	Input	Output
				1	0	_ (1)	Output	Output

#### Notes:

1. This pin can be used as a programmable I/O port.

2. Do not set both bits TE and RE to 1 in 4-wire bus (bidirectional) communication mode.

SSUMS, BIDE: Bits in SSMR2 register

MSS: Bit in SSCRH register TE, RE: Bits in SSER register

## 26.4 Clock Synchronous Communication Mode

### 26.4.1 Initialization in Clock Synchronous Communication Mode

Figure 26.4 shows Initialization in Clock Synchronous Communication Mode. Before data transmission or reception, set the TE bit in the SSER register to 0 (transmission disabled) and the RE bit to 0 (reception disabled), and initialize the synchronous serial communication unit.

Set the TE bit to 0 and the RE bit to 0 before changing the communication mode or format.

Setting the RE bit to 0 does not change the contents of flags RDRF and ORER or the contents of the SSRDR register.




Figure 26.4 Initialization in Clock Synchronous Communication Mode

#### 26.4.2 Data Transmission

Figure 26.5 shows an Example of Synchronous Serial Communication Unit Operation during Data Transmission (Clock Synchronous Communication Mode, 8-Bit SSU Data Transfer Length). During data transmission, the synchronous serial communication unit operates as described below (the data transfer length can be set from 8 to 16 bits using the SSBR register).

When the synchronous serial communication unit is set as the master device, it outputs a synchronous clock and data. When the synchronous serial communication unit is set as a slave device, it outputs data synchronized with the input clock.

When the TE bit is set to 1 (transmission enabled) before writing the transmit data to the SSTDR register, the TDRE bit is automatically set to 0 (data not transferred from registers SSTDR to SSTRSR) and the data is transferred from registers SSTDR to SSTRSR. After the TDRE bit is set to 1 (data transferred from registers SSTDR to SSTRSR), transmission starts. When the TIE bit in the SSER register is set to 1 at this time, a TXI interrupt request is generated.

When one frame of data is transferred while the TDRE bit is set to 0, data is transferred from registers SSTDR to SSTRSR and transmission of the next frame is started. If the 8th bit is transmitted while the TDRE bit is set to 1, the TEND bit in the SSSR register is set to 1 (TDRE bit is set to 1 when the last bit of the transmit data is transmitted) and the state is retained. When the TEIE bit in the SSER register is set to 1 (transmit-end interrupt request enabled) at this time, a TEI interrupt request is generated. The SSCK pin is fixed high after transmitend.

Transmission cannot be performed while the ORER bit in the SSSR register is set to 1 (overrun error). Confirm that the ORER bit is set to 0 before transmission.

Figure 26.6 shows a Sample Flowchart of Data Transmission (Clock Synchronous Communication Mode).




Figure 26.5 Example of Synchronous Serial Communication Unit Operation during Data
Transmission (Clock Synchronous Communication Mode, 8-Bit SSU Data Transfer
Length)




Figure 26.6 Sample Flowchart of Data Transmission (Clock Synchronous Communication Mode)

#### 26.4.3 Data Reception

Figure 26.7 shows an Example of Synchronous Serial Communication Unit Operation during Data Reception (Clock Synchronous Communication Mode, 8-Bit SSU Data Transfer Length). During data reception, the synchronous serial communication unit operates as described below (the data transfer length can be set from 8 to 16 bits using the SSBR register).

When the synchronous serial communication unit is set as the master device, it outputs a synchronous clock and inputs data. When the synchronous serial communication unit is set as a slave device, it inputs data synchronized with the input clock.

When the synchronous serial communication unit is set as the master device, it outputs a receive clock and starts receiving by performing dummy read from the SSRDR register.

After 8 bits of data are received, the RDRF bit in the SSSR register is set to 1 (data in the SSRDR register) and receive data is stored in the SSRDR register. When the RIE bit in the SSER register is set to 1 (RXI and OEI interrupt requests enabled) at this time, an RXI interrupt request is generated. If the SSDR register is read, the RDRF bit is automatically set to 0 (no data in the SSRDR register).

Read the receive data after setting the RSSTP bit in the SSCRH register to 1 (receive operation is completed after receiving 1 byte of data). The synchronous serial communication unit outputs a clock for receiving 8 bits of data and stops. After that, set the RE bit in the SSER register to 0 (reception disabled) and the RSSTP bit to 0 (receive operation is continued after receiving the 1 byte of data) and read the receive data. If the SSRDR register is read while the RE bit is set to 1 (reception enabled), a receive clock is output again.

When the 8th clock rises while the RDRF bit is set to 1, the ORER bit in the SSSR register is set to 1 (overrun error: OEI) and the operation is stopped. When the ORER bit is set to 1, reception cannot be performed. Confirm that the ORER bit is set to 0 before restarting reception.

Figure 26.8 shows a Sample Flowchart of Data Reception (MSS = 1) (Clock Synchronous Communication Mode).




Figure 26.7 **Example of Synchronous Serial Communication Unit Operation during Data** Reception (Clock Synchronous Communication Mode, 8-Bit SSU Data Transfer Length)




Figure 26.8 Sample Flowchart of Data Reception (MSS = 1) (Clock Synchronous Communication Mode)

### 26.4.3.1 Data Transmission/Reception

Data transmission/reception is an operation combining data transmission and reception which were described earlier. Transmission/reception is started by writing data to the SSTDR register.

When the last transfer clock (the data transfer length can be set from 8 to 16 bits using the SSBR register) rises or the ORER bit is set to 1 (overrun error) while the TDRE bit is set to 1 (data transferred from registers SSTDR to SSTRSR), the transmit/receive operation is stopped.

Before switching from transmit mode (TE = 1) or receive mode (RE = 1) to transmit/receive mode (TE = RE = 1), set the TE bit to 0 and RE bit to 0 once. After confirming that the TEND bit is set to 0 (TDRE bit is set to 0 when the last bit of the transmit data is transmitted), the RDRF bit is set to 0 (no data in the SSRDR register), and the ORER bit is set to 0 (no overrun error), set bits TE and RE to 1.

Figure 26.9 shows a Sample Flowchart of Data Transmission/Reception (Clock Synchronous Communication Mode).

When exiting transmit/receive mode after this mode is used (TE = RE = 1), a clock may be output if transmit/receive mode is exited after reading the SSRDR register. To avoid any clock outputs, perform either of the following:

- First set the RE bit to 0, and then set the TE bit to 0.
- Set bits TE and RE at the same time.

When subsequently switching to receive mode (TE = 0 and RE = 1), first set the SRES bit to 1, and set this bit to 0 to reset the SSU control unit and the SSTRSR register. Then, set the RE bit to 1.




Figure 26.9 Sample Flowchart of Data Transmission/Reception (Clock Synchronous Communication Mode)

### 26.5 Operation in 4-Wire Bus Communication Mode

In 4-wire bus communication mode, a 4-wire bus consisting of a clock line, a data input line, a data output line, and a chip select line is used for communication. This mode includes bidirectional mode in which the data input line and data output line function as a single pin.

The data input line and output line change according to the settings of the MSS bit in the SSCRH register and the BIDE bit in the SSMR2 register. For details, refer to **26.3.2.1 Association between Data I/O Pins and SS Shift Register**. In this mode, the clock polarity, phase, and data settings are performed by using bits CPOS and CPHS in the SSMR register. For details, refer to **26.3.1.1 Association between Transfer Clock Polarity, Phase, and Data**. When this MCU is set as the master device, the chip select line controls output. When the synchronous serial communication unit is set as a slave device, the chip select line controls input. When it is set as the master device, the chip select line controls output of a general port according to the setting of the CSS1 bit in the SSMR2 register. When the MCU is set as a slave device, the chip select line sets the  $\overline{SCS}$  pin as input by setting bits CSS1 and CSS0 in the SSMR2 register to 01b.

In 4-wire bus communication mode, the MLS bit in the SSMR register is set to 0 and communication is performed MSB first.

## 26.5.1 Initialization in 4-Wire Bus Communication Mode

Figure 26.10 shows Initialization in 4-Wire Bus Communication Mode. Before the data transit/receive operation, set the TE bit in the SSER register to 0 (transmission disabled), the RE bit in the SSER register to 0 (reception disabled), and initialize the synchronous serial communication unit.

Set the TE bit to 0 and the RE bit to 0 before changing the communication mode or format.

Setting the RE bit to 0 does not change the settings of flags RDRF and ORER or the contents of the SSRDR register.




Figure 26.10 Initialization in 4-Wire Bus Communication Mode

#### 26.5.2 **Data Transmission**

Figure 26.11 shows an Example of Synchronous Serial Communication Unit Operation during Data Transmission (4-Wire Bus Communication Mode, 8-Bit SSU Data Transfer Length). During the data transmit operation, the synchronous serial communication unit operates as described below (the data transfer length can be set from 8 to 16 bits using the SSBR register).

When the MCU is set as the master device, it outputs a synchronous clock and data. When the MCU is set as a slave device, it outputs data in synchronization with the input clock while the SCS pin is low-input state.

When the transmit data is written to the SSTDR register after setting the TE bit to 1 (transmission enabled), the TDRE bit is automatically set to 0 (data not transferred from registers SSTDR to SSTRSR) and the data is transferred from registers SSTDR to SSTRSR. After the TDRE bit is set to 1 (data transferred from registers SSTDR to SSTRSR), transmission starts. When the TIE bit in the SSER register is set to 1 at this time, the TXI interrupt request is generated.

After one frame of data is transferred while the TDRE bit is set to 0, the data is transferred from registers SSTDR to SSTRSR and transmission of the next frame is started. If the 8th bit is transmitted while TDRE is set to 1, TEND in the SSSR register is set to 1 (when the last bit of the transmit data is transmitted, the TDRE bit is set to 1) and the state is retained. When the TEIE bit in the SSER register is set to 1 (transmit-end interrupt request enabled) at this time, the TEI interrupt request is generated. The SSCK pin remains high after transmitend and the  $\overline{SCS}$  pin is held high. When transmitting continuously while the  $\overline{SCS}$  pin is held low, write the next transmit data to the SSTDR register before transmitting the 8th bit.

Transmission cannot be performed while the ORER bit in the SSSR register is set to 1 (overrun error). Confirm that the ORER bit is set to 0 before transmission.

In contrast to the clock synchronous communication mode, the SSO pin is placed in high-impedance state while the SCS pin is placed in high-impedance state when operating as the master device. The SSI pin is placed in high-impedance state while the SCS pin is high-input state when operating as a slave device.

The sample flowchart is the same as that for the clock synchronous communication mode (refer to Figure 26.6 Sample Flowchart of Data Transmission (Clock Synchronous Communication Mode)).




Figure 26.11 Example of Synchronous Serial Communication Unit Operation during Data Transmission (4-Wire Bus Communication Mode, 8-Bit SSU Data Transfer Length)

#### 26.5.3 **Data Reception**

Figure 26.12 shows an Example of Synchronous Serial Communication Unit Operation during Data Reception (4-Wire Bus Communication Mode, 8-Bit SSU Data Transfer Length). During data reception, the synchronous serial communication unit operates as described below (the data transfer length can be set from 8 to 16 bits using the SSBR register).

When the MCU is set as the master device, it outputs a synchronous clock and inputs data. When the MCU is set as a slave device, it outputs data synchronized with the input clock while the SCS pin is low-input state.

When the MCU is set as the master device, it outputs a receive clock and starts receiving by performing a dummy read from the SSRDR register.

After 8 bits of data are received, the RDRF bit in the SSSR register is set to 1 (data in the SSRDR register) and receive data is stored in the SSRDR register. When the RIE bit in the SSER register is set to 1 (RXI and OEI interrupt requests enabled) at this time, an RXI interrupt request is generated. When the SSRDR register is read, the RDRF bit is automatically set to 0 (no data in the SSRDR register).

Read the receive data after setting the RSSTP bit in the SSCRH register to 1 (receive operation is completed after receiving 1-byte data). The synchronous serial communication unit outputs a clock for receiving 8 bits of data and stops. After that, set the RE bit in the SSER register to 0 (reception disabled) and the RSSTP bit to 0 (receive operation is continued after receiving 1-byte data) and read the receive data. When the SSRDR register is read while the RE bit is set to 1 (reception enabled), a receive clock is output again.

When the 8th clock rises while the RDRF bit is set to 1, the ORER bit in the SSSR register is set to 1 (overrun error: OEI) and the operation is stopped. When the ORER bit is set to 1, reception cannot be performed. Confirm that the ORER bit is set to 0 before restarting reception.

The timing at which bits RDRF and ORER are set to 1 varies depending on the setting of the CPHS bit in the SSMR register. Figure 26.12 shows when bits RDRF and ORER are set to 1.

When the CPHS bit is set to 1 (data download at odd edges), bits RDRF and ORER are set to 1 at some point during the frame.

The sample flowchart is the same as that for the clock synchronous communication mode (refer to Figure 26.8 Sample Flowchart of Data Reception (MSS = 1) (Clock Synchronous Communication Mode)).




Figure 26.12 Example of Synchronous Serial Communication Unit Operation during Data Reception (4-Wire Bus Communication Mode, 8-Bit SSU Data Transfer Length)

## 26.5.4 SCS Pin Control and Arbitration

When the SSUMS bit in the SSMR2 register is set to 1 (4-wire bus communication mode) and the CSS1 bit is set to 1 (function as the  $\overline{SCS}$  output pin), set the MSS bit in the SSCRH register to 1 (operation as the master device) and check the arbitration of the  $\overline{SCS}$  pin before starting serial transfer. If the synchronous serial communication unit detects that the synchronized internal  $\overline{SCS}$  signal is held low in this period, the CE bit in the SSSR register is set to 1 (conflict error) and the MSS bit is automatically set to 0 (operation as a slave device).

Figure 26.13 shows the Arbitration Check Timing.

Future transmit operations are not performed while the CE bit is set to 1. Set the CE bit to 0 (no conflict error) before starting transmission.




Figure 26.13 Arbitration Check Timing

# 26.6 Notes on Synchronous Serial Communication Unit (SSU)

To use the synchronous serial communication unit, set the IICSEL bit in the SSUIICSR register to 0 (SSU function selected).

# 27. I<sup>2</sup>C bus Interface

The  $I^2C$  bus interface is the circuit that performs serial communication based on the data transfer format of the Philips  $I^2C$  bus.

### 27.1 Introduction

Table 27.1 lists the I<sup>2</sup>C bus Interface Specifications. Figure 27.1 shows a Block Diagram of I<sup>2</sup>C bus interface, and Figure 27.2 shows the External Circuit Connection Example of Pins SCL and SDA. Table 27.2 lists the I<sup>2</sup>C bus Interface Pin Configuration.

Table 27.1 I<sup>2</sup>C bus Interface Specifications

Item	Specification
Communication formats	<ul> <li>I<sup>2</sup>C bus format</li> <li>Selectable as master/slave device</li> <li>Continuous transmit/receive operation (because the shift register, transmit data register, and receive data register are independent)</li> <li>Start/stop conditions are automatically generated in master mode.</li> <li>Automatic loading of the acknowledge bit during transmission</li> <li>Bit synchronization/wait function (In master mode, the state of the SCL signal is monitored per bit and the timing is synchronized automatically. If the transfer is not possible yet, the SCL signal goes low and the interface stands by.)</li> <li>Support for direct drive of pins SCL and SDA (N-channel open-drain output)</li> <li>Clock synchronous serial format</li> <li>Continuous transmit/receive operation (because the shift register, transmit data register, and receive data register are independent)</li> </ul>
I/O pins	SCL (I/O): Serial clock I/O pin SDA (I/O): Serial data I/O pin
Transfer clocks	<ul> <li>When the MST bit in the ICCR1 register is set to 0         External clock (input from the SCL pin)     </li> <li>When the MST bit in the ICCR1 register is set to 1         Internal clock selected by bits CKS0 to CKS3 in the ICCR1 register and bits IICTCTWI and IICTCHALF in the PINSR register (output from the SCL pin)     </li> </ul>
Receive error detection	Overrun error detection (clock synchronous serial format)     Indicates an overrun error during reception. When the last bit of the next unit of data is received while the RDRF bit in the ICSR register is set to 1 (data in the ICDRR register), the AL bit is set to 1.
Interrupt sources	<ul> <li>I<sup>2</sup>C bus format</li></ul>
Selectable functions	I <sup>2</sup> C bus format     Selectable output level for the acknowledge signal during reception     Clock synchronous serial format     Selectable MSB first or LSB first as the data transfer direction     SDA digital delay     Digital delay value for the SDA pin selectable by bits SDADLY0 to SDADLY1 in the PINSR register.

Note:

1. All sources use a single interrupt vector table for the I<sup>2</sup>C bus interface.

<sup>\*</sup> I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.




Figure 27.1 Block Diagram of I<sup>2</sup>C bus interface

Table 27.2 I<sup>2</sup>C bus Interface Pin Configuration

Pin Name	Assigned Pin	Function
SCL	P11_0	Clock I/O
SDA	P11_2	Data I/O




Figure 27.2 External Circuit Connection Example of Pins SCL and SDA

#### 27.2 Registers

#### 27.2.1 **Module Standby Control Register (MSTCR)**

Address 0008h

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	MSTTRG	MSTTRC	MSTTRD	MSTIIC	_	_	_	
After Reset	0	0	0	0	0	0	0	0	

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	
b1	_			
b2	_			
b3	MSTIIC	SSU, I <sup>2</sup> C bus standby bit	0: Active	R/W
			1: Standby (1)	
b4	MSTTRD	Timer RD standby bit	0: Active	R/W
			1: Standby (2, 3)	
b5	MSTTRC	Timer RC standby bit	0: Active	R/W
			1: Standby (4)	
b6	MSTTRG	Timer RG standby bit	0: Active	R/W
			1: Standby (5)	
b7	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	

### Notes:

- 1. When the MSTIIC bit is set to 1 (standby), any access to the SSU or the I<sup>2</sup>C bus associated registers (addresses 0193h to 019Dh) is disabled.
- 2. When the MSTTRD bit is set to 1 (standby), any access to the timer RD associated registers (addresses 0135h to 015Fh) is disabled.
- 3. To set the MSTTRD bit to 1 (standby), set bits TCK2 to TCK0 in the TRDCRi (i = 0 or 1) register to 000b (f1).
- 4. When the MSTTRC bit is set to 1 (standby), any access to the timer RC associated registers (addresses 0120h to 0133h) is disabled.
- 5. When the MSTTRG bit is set to 1 (standby), any access to the timer RC associated registers (addresses 0170h to 017Fh) is disabled.

#### SSU/IIC Pin Select Register (SSUIICSR) 27.2.2

Address 018Ch

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	IICSEL
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	IICSEL	SSU/I <sup>2</sup> C bus switch bit	0: SSU function selected	R/W
			1: I <sup>2</sup> C bus function selected	
b1	_	Nothing is assigned. If necessary, set	o 0. When read, the content is 0.	
b2	_			
b3	_			
b4	_			
b5	_			
b6	_	]		
b7	_	]		

# 27.2.3 I/O Function Pin Select Register (PINSR)

Address 018Fh Bit b7 b6 b5 b3 b2 b1 b0 b4 Symbol SDADLY1 SDADLY0 IICTCHALF IICTCTWI IOINSEL After Reset 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	_	Reserved bits	Set to 0.	R/W
b1	_			
b2	_	Nothing is assigned. If necessary,	set to 0. When read, the content is 0.	_
b3	IOINSEL	I/O port input function select bit	O: The I/O port input function depends on the PDi (i = 0 to 7, 10 to 13) register.  When the PDi_j (j = 0 to 7) bit in the PDi register is set to 0 (input mode), the pin input level is read.  When the PDi_j bit in the PDi register is set to 1 (output mode), the port latch is read.  1: The I/O port input function reads the pin input level regardless of the PDi register.	R/W
b4		I <sup>2</sup> C double transfer rate select bit	O: Transfer rate is the same as the value set with bits CKS0 to CKS3 in the ICCR1 register  1: Transfer rate is twice the value set with bits CKS0 to CKS3 in the ICCR1 register	R/W
b5	IICTCHALF	I <sup>2</sup> C half transfer rate select bit	O: Transfer rate is the same as the value set with bits CKS0 to CKS3 in the ICCR1 register  1: Transfer rate is half the value set with bits CKS0 to CKS3 in the ICCR1 register	R/W
b6 b7	SDADLY0 SDADLY1	SDA digital delay select bit	b7 b6 0 0: Digital delay of 3 × f1 cycles 0 1: Digital delay of 11 × f1 cycles 1 0: Digital delay of 19 × f1 cycles 1 1: Do not set.	R/W R/W

## **IOINSEL Bit (I/O port input function select bit)**


The IOINSEL bit is used to select the pin level of an I/O port when the PDi\_j (j = 0 to 7) bit in the PDi (i = 0 to 7, 10 to 13) register is set to 1 (output mode). When this bit is set to 1, the I/O port input function reads the pin input level regardless of the PDi register.

Table 27.3 lists I/O Port Values Read by Using IOINSEL Bit. The IOINSEL bit can be used to change the input function of all I/O ports.

Table 27.3 I/O Port Values Read by Using IOINSEL Bit

PDi_j bit in PDi register	0 (input mode)		1 (outpu	ıt mode)
IOINSEL bit	IOINSEL bit 0		0	1
I/O port values read	Pin input level		Port latch value	Pin input level

# 27.2.4 IIC bus Transmit Data Register (ICDRT)



Bit	Function	R/W
b7 to b0	This register stores transmit data.  When the ICDRS register is detected as empty, the stored transmit data is transferred to the ICDRS register and transmission starts.  When the next transmit data is written to the ICDRT register during the data transmission from the ICDRS register, continuous transmission is enabled.  When the MLS bit in the ICMR register is set to 1 (data transfer with LSB first), the MSB-LSB inverted data is read after writing to the ICDRT register.	R/W

# 27.2.5 IIC bus Receive Data Register (ICDRR)



1	Bit	Function	R/W
ĺ		This register stores receive data.	R
		When the ICDRS register receives 1 byte of data, the receive data is transferred to the ICDRR register and the next receive operation is enabled.	
		register and the next receive operation is enabled.	

# 27.2.6 IIC bus Control Register 1 (ICCR1)

Address (	0198h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	ICE	RCVD	MST	TRS	CKS3	CKS2	CKS1	CKS0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	CKS0	Transmit clock select bit 3 to 0 (1)	b3 b2 b1 b0 0 0 0 0; f1/28	R/W
b1	CKS1		0 0 0 1: f1/40	R/W
b2	CKS2		0 0 0 1.11/40 0 0 1 0: f1/48	R/W
b3	CKS3		0 0 1 1: f1/64	R/W
			0 1 0 0: f1/80	
			0 1 0 1: f1/100	
			0 1 1 0: f1/112	
			0 1 1 1: f1/128	
			1 0 0 0: f1/56	
			1 0 0 1: f1/80	
			1 0 1 0: f1/96	
			1 0 1 1: f1/128	
			1 1 0 0: f1/160	
			1 1 0 1: f1/200	
			1 1 1 0: f1/224	
			1 1 1 1: f1/256	
b4	TRS	Transmission/reception	b5 b4	R/W
		select bit (2, 3, 6)	0 0: Slave Receive Mode (4)	
b5	MST	Master/slave select bit (5, 6)	0 1: Slave Transmit Mode	R/W
			1 0: Master Receive Mode	
	D0)/D		1 1: Master Transmit Mode	5.44
b6	RCVD	Reception disable bit	After reading the ICDRR register while the TRS bit is	R/W
			set to 0,	
			0: Next receive operation continues	
h-7	ICE	1001	1: Next receive operation disabled	DAY
b7	ICE	I <sup>2</sup> C bus interface enable bit	0: This module is halted	R/W
			(Pins SCL and SDA are set to the port function)	
			1: This module is enabled for transfer operations (Pins SCL and SDA are in the bus drive state)	
			(Fills SOL and SDA are in the bus drive state)	

### Notes

- 1. Set according to the necessary transfer rate in master mode. Refer to **Table 27.4 Transfer Rate Examples (1)** and **Table 27.5 Transfer Rate Examples (2)** for the transfer rate. This bit is used for maintaining the setup time in transmit mode of slave mode. The time is 10Tcyc when the CKS3 bit is set to 0 and 20Tcyc when the CKS3 bit is set to 1. (1Tcyc = 1/f1(s))
- 2. Rewrite the TRS bit between transfer frames.
- 3. When the first 7 bits after the start condition in slave receive mode match the slave address set in the SAR register and the 8th bit is set to 1, the TRS bit is set to 1.
- 4. In master mode with the I<sup>2</sup>C bus format, if arbitration is lost, bits MST and TRS are set to 0 and the IIC enters slave receive mode.
- 5. When an overrun error occurs in master receive mode with the clock synchronous serial format, the MST bit is set to 0 and the I<sup>2</sup>C bus enters slave receive mode.
- 6. In multimaster operation, use the MOV instruction to set bits TRS and MST.

# 27.2.7 IIC bus Control Register 2 (ICCR2)

Address	Address U199n										
Bit	b7	b6	b5	b4	b3	b2	b1	b0			
Symbol	BBSY	SCP	SDAO	SDAOP	SCLO	_	IICRST	_	1		
After Reset	0	1	1	1	1	1	0	1	-		

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessa	ry, set to 0. When read, the content is 1.	_
b1	IICRST	I <sup>2</sup> C bus control block reset bit	When hang-up occurs due to communication failure during the I <sup>2</sup> C bus interface operation, writing 1 resets the control block of the I <sup>2</sup> C bus interface without setting ports or initializing registers.	R/W
b2	_		ry, set to 0. When read, the content is 1.	_
b3	SCLO	SCL monitor flag	0: SCL pin is set to low 1: SCL pin is set to high	R
b4	SDAOP	SDAO write protect bit	When rewriting the SDAO bit, write 0 simultaneously <sup>(1)</sup> . When read, the content is 1.	R/W
b5	SDAO	SDA output value control bit	When read 0: SDA pin output is held low 1: SDA pin output is held high When written (1, 2) 0: SDA pin output is changed to low 1: SDA pin output is changed to high-impedance (High-level output via an external pull-up resistor)	R/W
b6	SCP	Start/stop condition generation disable bit	When writing to the to BBSY bit, write 0 simultaneously <sup>(3)</sup> . When read, the content is 1. Writing 1 is invalid.	R/W
b7	BBSY	Bus busy bit <sup>(4)</sup>	When read:  0: Bus is released (SDA signal changes from low to high while SCL signal is held high)  1: Bus is occupied (SDA signal changes from high to low while SCL signal is held high)  When written (3):  0: Stop condition generated  1: Start condition generated	R/W

### Notes:

- 1. When rewriting the SDAO bit, write 0 to the SDAOP bit simultaneously using the MOV instruction.
- 2. Do not write to the SDAO bit during a transfer operation.
- 3. Enabled in master mode. When writing to the BBSY bit, write 0 to the SCP bit simultaneously using the MOV instruction. Execute the same way when a start condition is regenerated.
- 4. Disabled when the clock synchronous serial format is used.

# 27.2.8 IIC bus Mode Register (ICMR)

Address 019Ah Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol MLS WAIT **BCWP** BC2 BC<sub>1</sub> BC0 0 0 After Reset 0 0 0 0

b0 BC0 Bit counter 2 to 0   I <sup>2</sup> C bus format (Read: Number of remaining transfer bits; Write: Number of next transfer data bits). (1, 2)	R/W R/W
	R/W
b2 BC2 Write: Number of next transfer data bits). (1, 2)	
	R/W
b2 b1 b0	
0 0 0: 9 bits <sup>(3)</sup>	
0 0 1: 2 bits	
0 1 0: 3 bits	
0 1 1: 4 bits	
1 0 0: 5 bits	
1 0 1: 6 bits	
1 1 0: 7 bits	
1 1 1:8 bits	
Clock synchronous serial format	
(Read: Number of remaining transfer bits; Write: Always 000b).	
b2 b1 b0	
0 0 0:8 bits	
0 0 1: 1 bit	
0 1 0: 2 bits	
0 1 1: 3 bits	
1 0 0: 4 bits	
1 0 1: 5 bits	
1 1 0: 6 bits	
1 1 1 : 7 bits	
b3 BCWP BC write protect bit When rewriting bits BC0 to BC2, write 0 simultaneously	y. (2, 4) R/W
When read, the content is 1.	
b4 — Nothing is assigned. If necessary, set to 0. When read, the content is 1.	
b5 — Reserved bit Set to 0.	R/W
b6 WAIT Wait insertion bit (5) 0: No wait states	R/W
(Data and the acknowledge bit are transferred succe	essively)
1: Wait state	
(After the clock of the last data bit falls, a low-level per	eriod is
extended for two transfer clocks)	
b7 MLS MSB first/LSB first select 0: Data transfer with MSB first (6)	R/W
bit 1: Data transfer with LSB first	

### Notes:

- 1. Rewrite between transfer frames. When writing values other than 000b, write when the SCL signal is low.
- 2. When writing to bits BC0 to BC2, write 0 to the BCWP bit simultaneously using the MOV instruction.
- 3. After data including the acknowledge bit is transferred, these bits are automatically set to 000b. When a start condition is detected, these bits are automatically set to 000b.
- 4. Do not rewrite when the clock synchronous serial format is used.
- 5. The setting value is valid in master mode with the I<sup>2</sup>C bus format. It is invalid in slave mode with the I<sup>2</sup>C bus format or when the clock synchronous serial format is used.
- 6. Set to 0 when the I<sup>2</sup>C bus format is used.

#### IIC bus Interrupt Enable Register (ICIER) 27.2.9

Address 019Bh									
Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	TIE	TEIE	RIE	NAKIE	STIE	ACKE	ACKBR	ACKBT	
After Reset	0	0	0	0	0	0	0	0	

Bit	Symbol	Bit Name	Function	R/W
b0	ACKBT	Transmit acknowledge select bit	0: In receive mode, 0 is transmitted as the acknowledge bit. 1: In receive mode, 1 is transmitted as the acknowledge bit.	R/W
b1	ACKBR	Receive acknowledge bit	O: In transmit mode, the acknowledge bit received from the receive device is set to 0.  1: In transmit mode, the acknowledge bit received from the receive device is set to 1.	R
b2	ACKE	Acknowledge bit detection select bit	O: Content of the receive acknowledge bit is ignored and continuous transfer is performed.  1: When the receive acknowledge bit is set to 1, continuous transfer is halted.	R/W
b3	STIE	Stop condition detection interrupt enable bit	Stop condition detection interrupt request disabled     Stop condition detection interrupt request enabled (2)	R/W
b4	NAKIE	NACK receive interrupt enable bit	NACK receive interrupt request and arbitration lost/ overrun error interrupt request disabled     NACK receive interrupt request and arbitration lost/ overrun error interrupt request (1)	R/W
b5	RIE	Receive interrupt enable bit	Receive data full and overrun error interrupt request disabled     Receive data full and overrun error interrupt request enabled (1)	R/W
b6	TEIE	Transmit end interrupt enable bit	Transmit end interrupt request disabled     Transmit end interrupt request enabled	R/W
b7	TIE	Transmit interrupt enable bit	Transmit data empty interrupt request disabled     Transmit data empty interrupt request enabled	R/W

### Notes:

- 1. An overrun error interrupt request is generated when the clock synchronous format is used.
- 2. Set the STIE bit to 1 (stop condition detection interrupt request enabled) when the STOP bit in the ICSR register is set to 0.

# 27.2.10 IIC bus Status Register (ICSR)

Address 019Ch

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TDRE	TEND	RDRF	NACKF	STOP	AL	AAS	ADZ
After Reset	0	0	0	0	Х	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	ADZ	General call address recognition flag (1, 2)	This flag is set to 1 when a general call address is detected.	R/W
b1	AAS	Slave address recognition flag <sup>(1)</sup>	This flag is set to 1 when the first frame immediately after the start condition matches bits SVA0 to SVA6 in the SAR register in slave receive mode (slave address detection and general call address detection).	R/W
b2	AL	Arbitration lost flag/ overrun error flag <sup>(1)</sup>	I <sup>2</sup> C bus format: This flag indicates that arbitration has been lost in master mode. This flag is set to 1 (3) when: • The internal SDA signal and SDA pin level do not match at the rising edge of the SCL signal in master transmit mode • The SDA pin is held high at start condition detection in master transmit/receive mode Clock synchronous format: This flag indicates an overrun error. This flag is set to 1 when: • The last bit of the next unit of data is received while the RDRF bit is set to 1	R/W
b3	STOP	Stop condition detection flag (1)	This flag is set to 1 when a stop condition is detected after the frame is transferred.	R/W
b4	NACKF	No acknowledge detection flag (1, 4)	This flag is set to 1 when no ACKnowledge is detected from the receive device after transmission.	R/W
b5	RDRF	Receive data register full flag (1, 5)	This flag is set to 1 when receive data is transferred from registers ICDRS to ICDRR.	R/W
b6	TEND	Transmit end flag (1, 6)	I <sup>2</sup> C bus format: This flag is set to 1 at the rising edge of the 9th clock cycle of the SCL signal while the TDRE bit is set to 1. Clock synchronous format: This flag is set to 1 when the last bit of the transmit frame is transmitted.	R/W
b7	TDRE	Transmit data empty flag (1, 6)	This flag is set to 1 when: Data is transferred from registers ICDRT to ICDRS and the CDRT register is empty The TRS bit in the ICCR1 register is set to 1 (transmit mode) A start condition is generated (including retransmission) Slave receive mode is changed to slave transmit mode	R/W

### Notes:

- 1. Each bit is set to 0 by reading 1 before writing 0.
- 2. This flag is enabled in slave receive mode with the I<sup>2</sup>C bus format.
- 3. When two or more master devices attempt to occupy the bus at nearly the same time, if the I<sup>2</sup>C bus Interface monitors the SDA pin and the data which the I<sup>2</sup>C bus Interface transmits is different, the AL flag is set to 1 and the bus is occupied by another master.
- 4. The NACKF bit is enabled when the ACKE bit in the ICIER register is set to 1 (when the receive acknowledge bit is set to 1, transfer is halted).
- 5. The RDRF bit is set to 0 when data is read from the ICDRR register.
- 6. Bits TEND and TDRE are set to 0 when data is written to the ICDRT register.

When accessing the ICSR register successively, insert one or more NOP instructions between the instructions used for access.

# 27.2.11 Slave Address Register (SAR)

Address 019Dh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	FS
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	FS	Format select bit	0: I <sup>2</sup> C bus format	R/W
			1: Clock synchronous serial format	
b1	SVA0	Slave address 6 to 0	Set an address different from that of the other slave	R/W
b2	SVA1		devices connected to the I <sup>2</sup> C bus.	R/W
b3	SVA2		When the 7 high-order bits of the first frame	R/W
b4	SVA3		transmitted after the start condition match bits	R/W
b5	SVA4		SVA0 to SVA6 in slave mode of the I <sup>2</sup> C bus format,	R/W
b6	SVA5		the MCU operates as a slave device.	R/W
b7	SVA6			R/W

# 27.2.12 IIC bus Shift Register (ICDRS)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	_

Bit	Function	R/W
b7 to b0	This register transmits and receives data.  During transmission, data is transferred from registers ICRDT to ICDRS and transmitted from the SDA pin.  During reception, data is transferred from registers ICDRS to the ICDRR after 1 byte of data is received.	

# 27.3 Common Items for Multiple Modes

### 27.3.1 Transfer Clock

When the MST bit in the ICCR1 register is set to 0, the transfer clock is the external clock input from the SCL pin.

When the MST bit in the ICCR1 register is set to 1, the transfer clock is the internal clock selected by bits CKS0 to CKS3 in the ICCR1 register and the transfer clock is output from the SCL pin.

Tables 27.4 and 27.5 list Transfer Rate Examples (1).

Table 27.4 Transfer Rate Examples (1)

PINSR I	Register	IC	CCR1 I	Registe	er	Transfer		-	Transfer Rat	e	
IICTCHALF	IICTCTWI	CKS3	CKS2	CKS1	CKS0	Clock	f1 = 5 MHz	f1 = 8 MHz	f1 = 10 MHz	f1 = 16 MHz	f1 = 20 MHz
0	0	0	0	0	0	f1/28	179 kHz	286 kHz	357 kHz	571 kHz	714 kHz
					1	f1/40	125 kHz	200 kHz	250 kHz	400 kHz	500 kHz
				1	0	f1/48	104 kHz	167 kHz	208 kHz	333 kHz	417 kHz
					1	f1/64	78.1 kHz	125 kHz	156 kHz	250 kHz	313 kHz
			1	0	0	f1/80	62.5 kHz	100 kHz	125 kHz	200 kHz	250 kHz
					1	f1/100	50.0 kHz	80.0 kHz	100 kHz	160 kHz	200 kHz
				1	0	f1/112	44.6 kHz	71.4 kHz	89.3 kHz	143 kHz	179 kHz
					1	f1/128	39.1 kHz	62.5 kHz	78.1 kHz	125 kHz	156 kHz
		1	0	0	0	f1/56	89.3 kHz	143 kHz	179 kHz	286 kHz	357 kHz
					1	f1/80	62.5 kHz	100 kHz	125 kHz	200 kHz	250 kHz
				1	0	f1/96	52.1 kHz	83.3 kHz	104 kHz	167 kHz	208 kHz
					1	f1/128	39.1 kHz	62.5 kHz	78.1 kHz	125 kHz	156 kHz
			1	0	0	f1/160	31.3 kHz	50.0 kHz	62.5 kHz	100 kHz	125 kHz
					1	f1/200	25.0 kHz	40.0 kHz	50.0 kHz	80.0 kHz	100 kHz
				1	0	f1/224	22.3 kHz	35.7 kHz	44.6 kHz	71.4 kHz	89.3 kHz
					1	f1/256	19.5 kHz	31.3 kHz	39.1 kHz	62.5 kHz	78.1 kHz

Table 27.5 Transfer Rate Examples (2)

PINSR Register		ICCR1 Register				Transfer	Transfer Rate				
IICTCHALF	IICTCTWI	CKS3	CKS2	CKS1	CKS0	Clock	f1 = 5 MHz	f1 = 8 MHz	f1 = 10 MHz	f1 = 16 MHz	f1 = 20 MHz
0	1	0	0	0	0	f1/28	358 kHz	572 kHz	714 kHz	1142 kHz	1428 kHz
					1	f1/40	250 kHz	400 kHz	500 kHz	800 kHz	1000 kHz
				1	0	f1/48	208 kHz	334 kHz	416 kHz	666 kHz	834 kHz
					1	f1/64	156 kHz	250 kHz	312 kHz	500 kHz	626 kHz
			1	0	0	f1/80	125 kHz	200 kHz	250 kHz	400 kHz	500 kHz
					1	f1/100	100 kHz	160 kHz	200 kHz	320 kHz	400 kHz
				1	0	f1/112	89 kHz	143 kHz	179 kHz	286 kHz	358 kHz
					1	f1/128	78 kHz	125 kHz	156 kHz	250 kHz	312 kHz
		1	0	0	0	f1/56	179 kHz	286 kHz	358 kHz	572 kHz	714 kHz
					1	f1/80	125 kHz	200 kHz	250 kHz	400 kHz	500 kHz
				1	0	f1/96	104 kHz	167 kHz	208 kHz	334 kHz	416 kHz
					1	f1/128	78 kHz	125 kHz	156 kHz	250 kHz	312 kHz
			1	0	0	f1/160	63 kHz	100 kHz	125 kHz	200 kHz	250 kHz
					1	f1/200	50 kHz	80 kHz	100 kHz	160 kHz	200 kHz
					0	f1/224	45 kHz	71 kHz	89 kHz	143 kHz	179 kHz
					1	f1/256	39 kHz	63 kHz	78 kHz	125 kHz	156 kHz
1	0	0	0	0	0	f1/28	90 kHz	143 kHz	179 kHz	286 kHz	357 kHz
					1	f1/40	63 kHz	100 kHz	125 kHz	200 kHz	250 kHz
				1	0	f1/48	52 kHz	84 kHz	104 kHz	167 kHz	209 kHz
					1	f1/64	39 kHz	63 kHz	78 kHz	125 kHz	157 kHz
			1	0	0	f1/80	31 kHz	50 kHz	63 kHz	100 kHz	125 kHz
					1	f1/100	25 kHz	40 kHz	50 kHz	80 kHz	100 kHz
				1	0	f1/112	22 kHz	36 kHz	45 kHz	72 kHz	90 kHz
					1	f1/128	20 kHz	31 kHz	39 kHz	63 kHz	78 kHz
		1	0	0	0	f1/56	45 kHz	72 kHz	90 kHz	143 kHz	179 kHz
					1	f1/80	31 kHz	50 kHz	63 kHz	100 kHz	125 kHz
				1	0	f1/96	26 kHz	42 kHz	52 kHz	84 kHz	104 kHz
					1	f1/128	20 kHz	31 kHz	39 kHz	63 kHz	78 kHz
			1	0	0	f1/160	16 kHz	25 kHz	31 kHz	50 kHz	63 kHz
					1	f1/200	13 kHz	20 kHz	25 kHz	40 kHz	50 kHz
				1	0	f1/224	11 kHz	18 kHz	22 kHz	36 kHz	45 kHz
					1	f1/256	10 kHz	16 kHz	20 kHz	31 kHz	39 kHz

# 27.3.2 SDA Pin Digital Delay Selection

The digital delay value for the SDA pin can be selected by bits SDADLY0 to SDADLY1 in the PINSR register. Figure 27.3 shows the Operating Example of Digital Delay for SDA Pin.




Figure 27.3 Operating Example of Digital Delay for SDA Pin

# 27.3.3 Interrupt Requests

The  $I^2C$  bus interface has six interrupt requests when the  $I^2C$  bus format is used and four interrupt requests when the clock synchronous serial format is used.

Table 27.6 lists the Interrupt Requests of I<sup>2</sup>C bus Interface.

Because these interrupt requests are allocated at the I<sup>2</sup>C bus interface interrupt vector table, the source must be determined bit by bit.

Table 27.6 Interrupt Requests of I<sup>2</sup>C bus Interface

			Format		
Interrupt Request		Generation Condition	I <sup>2</sup> C bus	Clock Synchronous Serial	
Transmit data empty	TXI	TIE = 1 and TDRE = 1	Enabled	Enabled	
Transmit end	TEI	TEIE = 1 and TEND = 1	Enabled	Enabled	
Receive data full	RXI	RIE = 1 and RDRF = 1	Enabled	Enabled	
Stop condition detection	STPI	STIE = 1 and STOP = 1	Enabled	Disabled	
NACK detection	NAKI	NAKIE = 1 and AL = 1	Enabled	Disabled	
Arbitration lost/overrun error		(or NAKIE = 1 and NACKF = 1)	Enabled	Enabled	

STIE, NAKIE, RIE, TEIE, TIE: Bits in ICIER register

AL, STOP, NACKF, RDRF, TEND, TDRE: Bits in ICSR register

When generation conditions listed in Table 27.6 are met, an interrupt request of the I<sup>2</sup>C bus interface is generated. Set the interrupt generation conditions to 0 by the I<sup>2</sup>C bus interface interrupt routine.

However, bits TDRE and TEND are automatically set to 0 by writing transmit data to the ICDRT register and the RDRF bit is automatically set to 0 by reading the ICDRR register. In particular, the TDRE bit is set to 0 when transmit data is written to the ICDRT register and set to 1 when data is transferred from the ICDRT register to the ICDRS register. If the TDRE bit is further set to 0, additional 1 byte may be transmitted. Also, set the STIE bit to 1 (stop condition detection interrupt request enabled) when the STOP bit is set to 0.

## 27.4 I<sup>2</sup>C bus Interface Mode

### 27.4.1 I<sup>2</sup>C bus Format

When the FS bit in the SAR register is set to 0, the I<sup>2</sup>C bus format is used for communication.

Figure 27.4 shows the I<sup>2</sup>C bus Format and Bus Timing. The first frame following the start condition consists of 8 bits.




Figure 27.4 I<sup>2</sup>C bus Format and Bus Timing

#### 27.4.2 **Master Transmit Operation**

In master transmit mode, the master device outputs the transmit clock and data, and the slave device returns an acknowledge signal.

Figures 27.5 and 27.6 show the Operating Timing in Master Transmit Mode (I<sup>2</sup>C bus Interface Mode).

The transmit procedure and operation in master transmit mode are as follows:

- (1) Set the STOP bit in the ICSR register to 0 for initialization, and set the ICE bit in the ICCR1 register to 1 (transfer operation enabled). Then, set bits WAIT and MLS in the ICMR register and bits CKS0 to CKS3 in the ICCR1 register (initial setting).
- (2) After confirming that the bus is released by reading the BBSY bit in the ICCR2 register, set bits TRS and MST in the ICCR1 register to master transmit mode. Then, write 1 to the BBSY bit and 0 to the SCP bit with the MOV instruction (start condition generated). This will generate a start condition.
- (3) After confirming that the TDRE bit in the ICSR register is set to 1 (data is transferred from registers ICDRT to ICDRS), write transmit data to the ICDRT register (data in which a slave address and  $R/\overline{W}$  are indicated in the 1st byte). At this time, the TDRE bit is automatically set to 0. When data is transferred from registers ICDRT to ICDRS, the TDRE bit is set to 1 again.
- (4) When 1 byte of data transmission is completed while the TDRE bit is set to 1, the TEND bit in the ICSR register is set to 1 at the rising edge of the 9th clock cycle of the transmit clock. After confirming that the slave device is selected by reading the ACKBR bit in the ICIER register, write the 2nd byte of data to the ICDRT register. Since the slave device is not acknowledged when the ACKBR bit is set to 1, generate a stop condition. Stop condition generation is enabled by writing 0 to the BBSY bit and 0 to the SCP bit with the MOV instruction. The SCL signal is fixed low until data is ready or a stop condition is generated.
- (5) Write the transmit data after the 2nd byte to the ICDRT register every time the TDRE bit is set to 1.
- (6) When the number of bytes to be transmitted is written to the ICDRT register, wait until the TEND bit is set to 1 while the TDRE bit is set to 1. Or wait for NACK (NACKF bit in ICSR register = 1) from the receive device while the ACKE bit in the ICIER register is set to 1 (when the receive acknowledge bit is set to 1, transfer is halted). Then, generate a stop condition before setting the TEND bit or the NACKF bit to 0.
- (7) When the STOP bit in the ICSR register is set to 1, return to slave receive mode.




Figure 27.5 Operating Timing in Master Transmit Mode (I<sup>2</sup>C bus Interface Mode) (1)




Figure 27.6 Operating Timing in Master Transmit Mode (I<sup>2</sup>C bus Interface Mode) (2)

## 27.4.3 Master Receive Operation

In master receive mode, the master device outputs the receive clock, receives data from the slave device, and returns an acknowledge signal.

Figures 27.7 and 27.8 show the Operating Timing in Master Receive Mode (I<sup>2</sup>C bus Interface Mode).

The receive procedure and operation in master receive mode are as follows:

- (1) After setting the TEND bit in the ICSR register to 0, set the TRS bit in the ICCR1 register to 0 to switch from master transmit mode to master receive mode. Then set the TDRE bit in the ICSR register to 0.
- (2) Dummy reading the ICDRR register starts receive operation. The receive clock is output in synchronization with the internal clock and data is received. The master device outputs the level set by the ACKBT bit in the ICIER register to the SDA pin at the rising edge of the 9th clock cycle of the receive clock.
- (3) When one frame of data reception is completed, the RDRF bit in the ICSR register is set to 1 at the rising edge of the 9th clock cycle of the receive clock. If the ICDRR register is read at this time, the received data can be read and the RDRF bit is set to 0 simultaneously.
- (4) Continuous receive operation is enabled by reading the ICDRR register every time the RDRF bit is set to 1. If reading the ICDRR register is delayed by another process and the 8th clock cycle falls while the RDRF bit is set to 1, the SCL signal is fixed low until the ICDRR register is read.
- (5) If the next frame is the last receive frame and the RCVD bit in the ICCR1 register is set to 1 (next receive operation disabled) before reading the ICDRR register, stop condition generation is enabled after the next receive operation.
- (6) When the RDRF bit is set to 1 at the rising edge of the 9th clock cycle of the receive clock, generate a stop condition.
- (7) When the STOP bit in the ICSR register is set to 1, read the ICDRR register and set the RCVD bit to 0 (next receive operation continues).
- (8) Return to slave receive mode.




Figure 27.7 Operating Timing in Master Receive Mode (I<sup>2</sup>C bus Interface Mode) (1)




Figure 27.8 Operating Timing in Master Receive Mode (I<sup>2</sup>C bus Interface Mode) (2)

# 27.4.4 Slave Transmit Operation

In slave transmit mode, the slave device outputs the transmit data while the master device outputs the receive clock and returns an acknowledge signal.

Figures 27.9 and 27.10 show the Operating Timing in Slave Transmit Mode (I<sup>2</sup>C bus Interface Mode).

The transmit procedure and operation in slave transmit mode are as follows.

- (1) Set the ICE bit in the ICCR1 register to 1 (transfer operation enabled), and set bits WAIT and MLS in the ICMR register and bits CKS0 to CKS3 in the ICCR1 register (initial setting). Then, set bits TRS and MST in the ICCR1 register to 0 and wait until the slave address matches in slave receive mode.
- (2) When the slave address matches at the first frame after detecting the start condition, the slave device outputs the level set by the ACKBT bit in the ICIER register to the SDA pin at the rising edge of the 9th clock cycle. If the 8th bit of data  $(R/\overline{W})$  is 1 at this time, bits TRS and TDRE in the ICSR register are set to 1, and the mode is switched to slave transmit mode automatically. Continuous transmission is enabled by writing transmit data to the ICDRT register every time the TDRE bit is set to 1.
- (3) When the TDRE bit in the ICDRT register is set to 1 after the last transmit data is written to the ICDRT register, wait until the TEND bit in the ICSR register is set to 1 while the TDRE bit is set to 1. When the TEND bit is set to 1, set the TEND bit to 0.
- (4) Set the TRS bit to 0 and dummy read the ICDRR register to end the process. This will release the SCL signal.
- (5) Set the TDRE bit to 0.




Figure 27.9 Operating Timing in Slave Transmit Mode (I<sup>2</sup>C bus Interface Mode) (1)




Figure 27.10 Operating Timing in Slave Transmit Mode (I<sup>2</sup>C bus Interface Mode) (2)

## 27.4.5 Slave Receive Operation

In slave receive mode, the master device outputs the transmit clock and data, and the slave device returns an acknowledge signal.

Figures 27.11 and 27.12 show the Operating Timing in Slave Receive Mode (I<sup>2</sup>C bus Interface Mode).

The receive procedure and operation in slave receive mode are as follows:

- (1) Set the ICE bit in the ICCR1 register to 1 (transfer operation enabled), and set bits WAIT and MLS in the ICMR register and bits CKS0 to CKS3 in the ICCR1 register (initial setting). Then, set bits TRS and MST in the ICCR1 register to 0 and wait until the slave address matches in slave receive mode.
- (2) When the slave address matches at the first frame after detecting the start condition, the slave device outputs the level set by the ACKBT bit in the ICIER register to the SDA pin at the rising edge of the 9th clock cycle. Since the RDRF bit in the ICSR register is set to 1 simultaneously, dummy read the ICDRR register (the read data is unnecessary because it indicates the slave address and  $R/\overline{W}$ ).
- (3) Read the ICDRR register every time the RDRF bit is set to 1. If the 8th clock cycle falls while the RDRF bit is set to 1, the SCL signal is fixed low until the ICDRR register is read. The setting change of the acknowledge signal returned to the master device before reading the ICDRR register takes affect from the following transfer frame.
- (4) Reading the last byte is also performed by reading the ICDRR register.




Figure 27.11 Operating Timing in Slave Receive Mode (I<sup>2</sup>C bus Interface Mode) (1)




Figure 27.12 Operating Timing in Slave Receive Mode (I<sup>2</sup>C bus Interface Mode) (2)

# 27.5 Clock Synchronous Serial Mode

## 27.5.1 Clock Synchronous Serial Format

When the FS bit in the SAR register is set to 1, the clock synchronous serial format is used for communication. Figure 27.13 shows the Transfer Format of Clock Synchronous Serial Format.

When the MST bit in the ICCR1 register is set to 1, the transfer clock is output from the SCL pin. When the MST bit is set to 0, the external clock is input.

The transfer data is output between successive falling edges of the SCL clock, and data is determined at the rising edge of the SCL clock. MSB first or LSB first can be selected as the order of the data transfer by setting the MLS bit in the ICMR register. The SDA output level can be changed by the SDAO bit in the ICCR2 register during transfer standby.




Figure 27.13 Transfer Format of Clock Synchronous Serial Format


#### 27.5.2 **Transmit Operation**

In transmit mode, transmit data is output from the SDA pin in synchronization with the falling edge of the transfer clock. The transfer clock is output when the MST bit in the ICCR1 register is set to 1 and input when the MST bit is set to 0.

Figure 27.14 shows the Operating Timing in Transmit Mode (Clock Synchronous Serial Mode).

The transmit procedure and operation in transmit mode are as follows:

- (1) Set the ICE bit in the ICCR1 register to 1 (transfer operation enabled). Then set bits CKS0 to CKS3 in the ICCR1 register and the MST bit (initial setting).
- (2) Set the TRS bit in the ICCR1 register to 1 to select transmit mode. This will set the TDRE bit in the ICSR register is to 1.
- (3) After confirming that the TDRE bit is set to 1, write transmit data to the ICDRT register. Data is transferred from registers ICDRT to ICDRS and the TDRE bit is automatically set to 1. Continuous transmission is enabled by writing data to the ICDRT register every time the TDRE bit is set to 1. To switch from transmit to receive mode, set the TRS bit to 0 while the TDRE bit is set to 1.



**Figure 27.14** Operating Timing in Transmit Mode (Clock Synchronous Serial Mode)

# 27.5.3 Receive Operation

In receive mode, data is latched at the rising edge of the transfer clock. The transfer clock is output when the MST bit in the ICCR1 register is set to 1 and input when the MST bit is set to 0.

Figure 27.15 shows the Operating Timing in Receive Mode (Clock Synchronous Serial Mode).

The receive procedure and operation in receive mode are as follows:

- (1) Set the ICE bit in the ICCR1 register to 1 (transfer operation enabled). Then set bits CKS0 to CKS3 in the ICCR1 register and the MST bit (initial setting).
- (2) Set the MST bit to 1 while the transfer clock is being output. This will start the output of the receive clock.
- (3) When the receive operation is completed, data is transferred from registers ICDRS to ICDRR and the RDRF bit in the ICSR register is set to 1. When the MST bit is set to 1, the clock is output continuously since the next byte of data is enabled for reception. Continuous receive operation is enabled by reading the ICDRR register every time the RDRF bit is set to 1. If the 8th clock cycle falls while the RDRF bit is set to 1, an overrun is detected and the AL bit in the ICSR register is set to 1. At this time, the last receive data is retained in the ICDRR register.
- (4) When the MST bit is set to 1, set the RCVD bit in the ICCR1 register to 1 (next receive operation disabled) and read the ICDRR register. The SCL signal is fixed high after the following byte of data reception is completed.




Figure 27.15 Operating Timing in Receive Mode (Clock Synchronous Serial Mode)

# 27.6 Register Setting Examples

Figures 27.16 to 27.19 show Register Setting Examples When Using I<sup>2</sup>C bus interface.




Figure 27.16 Register Setting Example in Master Transmit Mode (I<sup>2</sup>C bus Interface Mode)




Figure 27.17 Register Setting Example in Master Receive Mode (I<sup>2</sup>C bus Interface Mode)




Figure 27.18 Register Setting Example in Slave Transmit Mode (I<sup>2</sup>C bus Interface Mode)




Figure 27.19 Register Setting Example in Slave Receive Mode (I<sup>2</sup>C bus Interface Mode)

### 27.7 Noise Canceller

The states of pins SCL and SDA are routed through the noise canceller before being latched internally. Figure 27.20 shows a Block Diagram of Noise Canceller.

The noise canceller consists of two cascaded latch and match detector circuits. When the SCL pin input signal (or SDA pin input signal) is sampled on f1 and two latch outputs match, the level is passed forward to the next circuit. When they do not match, the former value is retained.




Figure 27.20 Block Diagram of Noise Canceller

## 27.8 Bit Synchronization Circuit

When the I<sup>2</sup>C bus interface is set to master mode, the high-level period may become shorter if:

- The SCL signal is held low by a slave device.
- The rise speed of the SCL signal is reduced by a load (load capacity or pull-up resistor) on the SCL line. Therefore, the SCL signal is monitored and communication is synchronized bit by bit.

Figure 27.21 shows the Bit Synchronization Circuit Timing and Table 27.7 lists the Time between Changing SCL Signal from Low-Level Output to High-Impedance and Monitoring SCL Signal.




Figure 27.21 Bit Synchronization Circuit Timing

Table 27.7 Time between Changing SCL Signal from Low-Level Output to High-Impedance and Monitoring SCL Signal

ICCR1	ICCR1 Register			
CKS3	CKS2	SCL Monitoring Time		
0	0	7.5Tcyc		
	1	19.5Tcyc		
1	0	17.5Tcyc		
	1	41.5Tcyc		

1Tcyc = 1/f1(s)

# 27.9 Notes on I<sup>2</sup>C bus Interface

To use the  $I^2C$  bus interface, set the IICSEL bit in the SSUIICSR register to 1 ( $I^2C$  bus interface function selected).

### 28. Hardware LIN

The hardware LIN performs LIN communication in cooperation with timer RA and UART0.

### 28.1 Introduction

The hardware LIN has the features listed below. Figure 28.1 shows the Hardware LIN Block Diagram.

### Master mode

- Synch Break generation
- Bus collision detection

### Slave mode

- Synch Break detection
- Synch Field measurement
- Control function for Synch Break and Synch Field signal inputs to UARTO
- Bus collision detection

### Note:

1. The wake-up function is detected using  $\overline{\text{INT1}}$ .




Figure 28.1 Hardware LIN Block Diagram

### 28.2 Input/Output Pins

Table 28.1 lists the Hardware LIN Pin Configuration.

**Table 28.1 Hardware LIN Pin Configuration** 

Name	Pin Name	Assigned Pin	I/O	Function
Receive data input	RXD0	P11_4	Input	Receive data input for the hardware LIN
Transmit data output	TXD0	P13_1	Output	Transmit data output for the hardware LIN

### Note:

1. To use the hardware LIN, set the TXD0SEL0 bit in the U0SR register to 1 and bits RXD0SEL1 to RXD0SEL0 to 10b.

#### 28.3 **Registers**

The hardware LIN contains the following registers:

- LIN Control Register 2 (LINCR2)
- LIN Control Register (LINCR)
- LIN Status Register (LINST)

### 28.3.1 LIN Control Register 2 (LINCR2)

Address 0105h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	BCE
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	BCE	Bus collision detection enable bit during Sync Break	0: Bus collision detection disabled	R/W
		transmission	1: Bus collision detection enabled	
b1	_	Reserved bits	Set to 0.	R/W
b2	_			
b3	_			
b4	_	Nothing is assigned. If necessary, set to 0. When read,	the content is 0.	_
b5	_			
b6	_			
b7				

### 28.3.2 **LIN Control Register (LINCR)**

Address 0106h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	LINE	MST	SBE	LSTART	RXDSF	BCIE	SBIE	SFIE
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	SFIE	Synch Field measurement-complete interrupt enable bit	Synch Field measurement-complete interrupt disabled     Synch Field measurement-complete interrupt enabled	R/W
b1	SBIE	Synch Break detection interrupt enable bit	Synch Break detection interrupt disabled     Synch Break detection interrupt enabled	R/W
b2	BCIE	Bus collision detection interrupt enable bit	Bus collision detection interrupt disabled     Bus collision detection interrupt enabled	R/W
b3	RXDSF	RXD0 input status flag	0: RXD0 input enabled 1: RXD0 input disabled	R
b4	LSTART	Synch Break detection start bit (1)	When 1 is written, timer RA input is enabled and RXD0 input is disabled. When read, the content is 0.	R/W
b5	SBE	RXD0 input unmasking timing select bit (enabled only in slave mode)	Unmasked after Synch Break detection     Unmasked after Synch Field measurement is completed	R/W
b6	MST	LIN operation mode setting bit (2)	Slave mode     (Synch Break detection circuit operation)     Master mode     (timer RA output OR'ed with TXD0)	R/W
b7	LINE	LIN operation start bit	O: LIN operation stops     1: LIN operation starts (3)	R/W

### Notes:

- 1. After setting the LSTART bit, confirm that the RXDSF flag is set to 1 before Synch Break input starts.
- 2. Before switching LIN operation modes, stop the LIN operation (LINE bit = 0) once.
- 3. Inputs to timer RA and UART0 are disabled immediately after the LINE bit is set to 1 (LIN operation starts). (Refer to Figure 28.3 Header Field Transmission Flowchart Example (1) and Figure 28.7 Header Field Reception Flowchart Example (2).)

### 28.3.3 LIN Status Register (LINST)

Address 0107h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	B2CLR	B1CLR	B0CLR	BCDCT	SBDCT	SFDCT
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	SFDCT	Synch Field measurement-complete	When this bit is set to 1, Synch Field measurement	R
		flag	is completed.	
b1	SBDCT	Synch Break detection flag	when this bit is set to 1, Synch Break is detected or	R
			Synch Break generation is completed.	
b2	BCDCT	Bus collision detection flag	When this bit is set to 1, bus collision is detected.	R
b3	B0CLR	SFDCT flag clear bit	When 1 is written, the SFDCT bit is set to 0.	R/W
			When read, the content is 0.	
b4	B1CLR	SBDCT flag clear bit	When 1 is written, the SBDCT bit is set to 0.	R/W
			When read, the content is 0.	
b5	B2CLR	BCDCT flag clear bit	When 1 is written, the BCDCT bit is set to 0.	R/W
			When read, the content is 0.	
b6	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_
b7	_			

## 28.4 Functional Description

### 28.4.1 Master Mode

Figure 28.2 shows an Operating Example during Header Field Transmission in master mode. Figures 28.3 and 28.4 show Examples of Header Field Transmission Flowchart.

During header field transmission, the hardware LIN operates as follows:

- (1) When 1 is written to the TSTART bit in the TRACR register for timer RA, a low-level signal is output from the TXD0 pin for the period set in registers TRAPRE and TRA for timer RA.
- (2) When timer RA underflows, the TXD0 pin output is inverted and the SBDCT flag in the LINST register is set to 1. If the SBIE bit in the LINCR register is set to 1, a timer RA interrupt is generated.
- (3) The hardware LIN transmits 55h via UARTO.
- (4) After the hardware LIN completes transmitting 55h, it transmits an ID field via UART0.
- (5) After the hardware LIN completes transmitting the ID field, it performs communication for a response field.




Figure 28.2 Operating Example during Header Field Transmission




Figure 28.3 Header Field Transmission Flowchart Example (1)




Figure 28.4 Header Field Transmission Flowchart Example (2)

#### 28.4.2 **Slave Mode**

Figure 28.5 shows an Operating Example during Header Field Reception in slave mode. Figures 28.6 through 28.8 show examples of Header Field Reception Flowchart.

During header field reception, the hardware LIN operates as follows:

- (1) When 1 is written to the LSTART bit in the LINCR register for the hardware LIN, Synch Break detection is enabled.
- (2) When a low-level signal is input for a duration equal to or longer than the period set in timer RA, the hardware LIN detected it as a Synch Break. At this time, the SBDCT flag in the LINST register is set to 1. If the SBIE bit in the LINCR register is set to 1, a timer RA interrupt is generated. Then the hardware LIN transits to the Synch Field measurement.
- (3) The hardware LINA receives a Synch Field (55h) and measures the period of the start bit and bits 0 to 6 is using timer RA. At this time, whether to input the Synch Field signal to RXD0 of UART0 can be selected by the SBE bit in the LINCR register.
- (4) When the Synch Field measurement is completed, the SFDCT flag in the LINST register is set to 1. If the SFIE bit in the LINCR register is set to 1, a timer RA interrupt is generated.
- (5) After the Synch Field measurement is completed, a transfer rate is calculated from the timer RA count value. The rate is set in UARTO and registers TRAPRE and TRA for timer RA are set again. Then the hardware LIN receives an ID field via UART0.
- (6) After the hardware LIN completes receiving the ID field, it performs communication for a response field.




Figure 28.5 **Operating Example during Header Field Reception** 




Figure 28.6 Header Field Reception Flowchart Example (1)




Figure 28.7 Header Field Reception Flowchart Example (2)




Figure 28.8 Header Field Reception Flowchart Example (3)

### 28.4.3 Bus Collision Detection Function

The bus collision detection function can be used when UART0 is enabled for transmission (TE bit in U0C1 register = 1). To detect a bus collision during Synch Break transmission, set the BCE bit in the LINCR2 register to 1 (bus collision detection enabled).

Figure 28.9 shows an Operating Example When Bus Collision is Detected.




Figure 28.9 Operating Example When Bus Collision is Detected

## 28.4.4 Hardware LIN End Processing

Figure 28.10 shows an Example of Hardware LIN Communication Completion Flowchart. Use the following timing for hardware LIN end processing:

- When the hardware bus collision detection function is used Perform hardware LIN end processing after checksum transmission completes.
- When the bus collision detection function is not used Perform hardware LIN end processing after header field transmission and reception complete.




Figure 28.10 Example of Hardware LIN Communication Completion Flowchart

# 28.5 Interrupt Requests

There are four interrupt requests generated by the hardware LIN: Synch Break detection, completion of Synch Break generation, completion of Synch Field measurement, and bus collision detection. These interrupts are shared with timer RA.

Table 28.2 lists the Hardware LIN Interrupt Requests.

Table 28.2 Hardware LIN Interrupt Requests

Interrupt Request	Status Flag	Interrupt Source
Synch Break detection	SBDCT	Generated when timer RA underflows after the low-level duration for the RXD0 input is measured. Or when a low-level signal is input for a duration longer than the Synch Break period during communication.
Completion of Synch Break generation		Generated when the low-level output to TXD0 for the duration set by timer RA is completed.
Completion of Synch Field measurement	SFDCT	Generated when measurement for 6 bits of the Lynch Field by timer RA is completed.
Bus collision detection	BCDCT	Generated when the RXD0 input and TXD0 output values are different at the data latch timing while UART0 is enabled for transmission.

## 28.6 Notes on Hardware LIN

For the time-out processing of the header and response fields, use another timer to measure the duration of time with a Synch Break detection interrupt as the starting point.

### 29. A/D Converter

### Note

The description offered in this chapter is based on the R8C/L3AA Group and the R8C/L3AB Group. For other groups, refer to 1.1.2 Differences between Groups.

### 29.1 Introduction

The A/D converter consists of one 10-bit successive approximation A/D converter circuit with a capacitive coupling amplifier. The analog input shares pins P0\_0 to P0\_7, P1\_0 to P1\_3, and P13\_0 to P13\_7. Table 29.1 lists the A/D Converter Performance. Figure 29.1 shows the A/D Converter Block Diagram.

Table 29.1 A/D Converter Performance

Item	Performance
A/D conversion method	Successive approximation (with capacitive coupling amplifier)
Analog input voltage (1)	0 V to AVCC
Operating clock $\phi$ AD (2)	fAD, fAD divided by 2, fAD divided by 4, fAD divided by 8 (fAD = f1)
Resolution	8 bits or 10 bits selectable
Absolute accuracy	AVCC = Vref = 5 V, \$\phiAD = 20 MHz\$  • 8-bit resolution
Operating modes	One-shot mode, repeat mode 0, repeat mode 1, single sweep mode, and repeat sweep mode
Analog input pins	20 pins (AN0 to AN19)
A/D conversion start conditions	<ul> <li>Software trigger</li> <li>Timer RD</li> <li>Timer RC</li> <li>External trigger</li> <li>(Refer to 29.3.3 A/D Conversion Start Conditions.)</li> </ul>
Conversion rate per pin (3) (\$\phi AD = fAD)	Minimum 43 φAD cycles

### Notes:

- 1. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.
- 2. When 4.0 V  $\leq$  AVCC  $\leq$  5.5 V, the frequency of  $\phi$ AD must be 20 MHz or below. When 3.2 V  $\leq$  AVCC < 5.5 V, the frequency of  $\phi$ AD must be 16 MHz or below.
  - When 2.7 V  $\leq$  AVCC < 5.5 V, the frequency of  $\phi$ AD must be 10 MHz or below.
  - When 2.2 V  $\leq$  AVCC < 5.5 V, the frequency of  $\phi$ AD must be 5 MHz or below.
  - The frequency of  $\phi AD$  must be 2 MHz or above.
- 3. The conversion rate per pin is minimum 43 \$\phi\$AD cycles for 8-bit and 10-bit resolution.




Figure 29.1 A/D Converter Block Diagram

## 29.2 Registers

# 29.2.1 On-Chip Reference Voltage Control Register (OCVREFCR)

Address (	0026h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	OCVREFAN
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0		On-chip reference voltage to	0: On-chip reference voltage and analog input are cut off	R/W
		analog input connect bit (1)	1: On-chip reference voltage and analog input are	
			connected	
b1	_	Reserved bits	Set to 0.	R/W
b2	_			
b3	_			
b4	_			
b5	_			
b6	_			
b7	_			

### Note:

1. When the on-chip reference voltage is used as analog input, first set the ADEX0 bit in the ADCON1 register to 1 (on-chip reference voltage selected) and then set the OCVREFAN bit to 1 (on-chip reference voltage and analog input are connected).

When the on-chip reference voltage is not used as analog input, first set the OCVREFAN bit to 0 (on-chip reference voltage and analog input are cut off) and then set the ADEX0 bit to 0 (extended analog input pin not selected).

Set the PRC3 bit in the PRCR register to 1 (write enabled) before rewriting the OCVREFCR register. If the content of the OCVREFCR register is rewritten during A/D conversion, the conversion result is undefined.

# 29.2.2 A/D Register i (ADi) (i = 0 to 7)

Address 00C1h to 00C0h (AD0), 00C3h to 00C2h (AD1), 00C5h to 00C4h (AD2), 00C7h to 00C6h (AD3), 00C9h to 00C8h (AD4), 00CBh to 00CAh (AD5), 00CDh to 00CCh (AD6), 00CFh to 00CEh (AD7)

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_	_	_	_	_	_	_	
After Reset	Х	Χ	Х	Х	Х	Х	Х	Х	
Bit	b15	b14	b13	b12	b11	b10	b9	b8	
Symbol	_	_	_	_	_	_	_	_	
After Reset	0	0	0	0	0	0	Χ	X	

	Fu	nction	
Bit	10-bit mode	8-bit mode	R/W
	(BITS bit in ADCON1 register = 1)	(BITS bit in ADCON1 register = 0)	
b0	8 low-order bits in A/D conversion result	A/D conversion result	R
b1			
b2			
b3			
b4			
b5			
b6			
b7			
b8	2 high-order bits in A/D conversion result	When read, the content is 0.	R
b9			
b10	Nothing is assigned. If necessary, set to 0. When	read, the content is 0.	
b11			
b12			
b13			
b14	1		
b15	Reserved bit	When read, the content is undefined.	R

If the contents of the ADCON1, ADMOD, ADINSEL, or OCVREFCR register are written during A/D conversion, the conversion result is undefined.

When using the A/D converter in 10-bit mode, repeat mode 0, repeat mode 1, or repeat sweep mode, access the ADi register in 16-bit units. Do not access it in 8-bit units.

# 29.2.3 A/D Mode Register (ADMOD)

Address 00D4h Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol ADCAP1 ADCAP0 MD2 MD1 MD0 CKS1 CKS0 After Reset 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0 b1	CKS0 CKS1	Division select bit	0 0: fAD divided by 8 0 1: fAD divided by 4 1 0: fAD divided by 2 1 1: fAD divided by 1 (no division)	R/W R/W
b2	_	Reserved bit	Set to 0.	R/W
b3 b4 b5	MD0 MD1 MD2	A/D operating mode select bit	b5 b4 b3 0 0 0: One-shot mode 0 0 1: Do not set. 0 1 0: Repeat mode 0 0 1 1: Repeat mode 1 1 0 0: Single sweep mode 1 0 1: Do not set. 1 1 0: Repeat sweep mode 1 1 1: Do not set.	R/W R/W R/W
b6 b7		A/D conversion trigger select bit	b7 b6 0 0: A/D conversion starts by software trigger (ADST bit in ADCON0 register) 0 1: A/D conversion starts by conversion trigger from timer RD 1 0: A/D conversion starts by conversion trigger from timer RC 1 1: A/D conversion starts by external trigger (ADTRG)	R/W R/W

If the content of the ADMOD register is rewritten during A/D conversion, the conversion result is undefined.

# 29.2.4 A/D Input Select Register (ADINSEL)

Address 00D5h Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol ADGSEL1 ADGSEL0 SCAN1 SCAN0 CH2 CH1 CH0 After Reset 0 0 0 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	CH0	Analog input pin select bit	Refer to Table 29.2 Analog Input Pin Selection	R/W
b1	CH1			R/W
b2	CH2			R/W
b3	_	Reserved bit	Set to 0.	R/W
b4 b5	SCAN0 SCAN1	A/D sweep pin count select bit	b5 b4 0 0: 2 pins 0 1: 4 pins 1 0: 6 pins 1 1: 8 pins	R/W R/W
b6 b7	ADGSEL1	A/D input group select bit	b7 b6 0 0: Port P13_0 to P13_3 and port P0_0 to P0_3 groups selected 0 1: Port P0_4 to P0_7 and port P1_0 to P1_3 groups selected 1 0: Port P13_4 to P13_7 group selected 1 1: Port group not selected	R/W R/W

If the content of the ADINSEL register is rewritten during A/D conversion, the conversion result is undefined.

Table 29.2 Analog Input Pin Selection

Bits CH2 to CH0	Bits ADGSEL1 to	Bits ADGSEL1 to	Bits ADGSEL1 to
BIIS CHZ IO CHO	ADGSEL0 = 00b	ADGSEL0 = 01b	ADGSEL0 = 10b
000b	AN0	AN8	AN16
001b	AN1	AN9	AN17
010b	AN2	AN10	AN18
011b	AN3	AN11	AN19
100b	AN4	AN12	Do not set.
101b	AN5	AN13	
110b	AN6	AN14	
111b	AN7	AN15	

# 29.2.5 A/D Control Register 0 (ADCON0)

Address	00D6h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_						ADST
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	ADST	A/D conversion start flag	0: A/D conversion stops	R/W
			1: A/D conversion starts	
b1	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	
b2	_			
b3	_			
b4	_			
b5	_			
b6	_			
b7	_			

## ADST Bit (A/D Conversion Start Flag)

[Conditions for setting to 1] When A/D conversion starts and while A/D conversion is in progress. [Condition for setting to 0] When A/D conversion stops.

#### 29.2.6 A/D Control Register 1 (ADCON1)

Address 00D7h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	ADDDAEL	ADDDAEN	ADSTBY	BITS	_	_	_	ADEX0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	ADEX0	Extended analog input pin select bit (1)	Extended analog input pin not selected     Con-chip reference voltage selected (2)	R/W
b1	_	Reserved bits	Set to 0.	R/W
b2	_			
b3	_			
b4	BITS	8-/10-bit mode select bit	0: 8-bit mode 1: 10-bit mode	R/W
b5	ADSTBY	A/D standby bit (3)	O: A/D operation stops (standby)     1: A/D operation enabled	R/W
b6		A/D open-circuit detection assist function enable bit <sup>(4)</sup>	0: Disabled 1: Enabled	R/W
b7	ADDDAEL	A/D open-circuit detection assist method select bit <sup>(4)</sup>	Discharge before conversion     Precharge before conversion	R/W

### Notes:

- 1. When the on-chip reference voltage is used as analog input, first set the ADEX0 bit to 1 (on-chip reference voltage selected) and then set the OCVREFAN bit in the OCVREFCR register to 1 (on-chip reference voltage and analog input are connected).
  - When the on-chip reference voltage is not used as analog input, first set the OCVREFAN bit to 0 (on-chip reference voltage and analog input are cut off) and then set the ADEX0 bit to 0 (extended analog input pin not selected).
- 2. Do not set in single sweep mode or repeat sweep mode.
- 3. When the ADSTBY bit is changed from 0 (A/D operation stops) to 1 (A/D operation enabled), wait for one φAD cycle or more before starting A/D conversion.
- 4. To enable the A/D open-circuit detection assist function, select the conversion start state with the ADDDAEL bit after setting the ADDDAEN bit to 1 (enabled).
  - The conversion result for an open circuit varies with external circuits. Careful evaluation should be performed according to the system before using this function.
  - If the content of the ADCON1 register is rewritten during A/D conversion, the conversion result is undefined.

## 29.3 Common Items for Multiple Modes

## 29.3.1 Input/Output Pins

The analog input shares pins P0\_0 to P0\_7, P1\_0 to P1\_3, and P13\_0 to P13\_7 in AN0 to AN19. To use the ANi (i = 0 to 19) pin as input, set the corresponding port direction bit to 0 (input mode). After changing the A/D operating mode, select an analog input pin again.

## 29.3.2 A/D Conversion Cycles

Figure 29.2 shows the Timing Diagram of A/D Conversion. Figure 29.3 shows the A/D Conversion Cycles  $(\phi AD = fAD)$ .




Figure 29.2 Timing Diagram of A/D Conversion




Figure 29.3 A/D Conversion Cycles (♦AD = fAD)

Table 29.3 shows the Number of Cycles for A/D Conversion Items. The A/D conversion time is defined as follows:

The start process time varies depending on which  $\phi AD$  is selected.

When 1 (A/D conversion starts) is written to the ADST bit in the ADCON0 register, an A/D conversion starts after the start process time has elapsed. Reading the ADST bit before the A/D conversion returns 0 (A/D conversion stops).

In the modes where an A/D conversion is performed on multiple pins or multiple times, the between-execution process time is inserted between the A/D conversion execution time for one pin and the next A/D conversion time.

In one-shot mode and single sweep mode, the ADST bit is set to 0 during the end process time and the last A/D conversion result is stored in the ADi register.

- In on-shot mode Start process time + A/D conversion execution time + end process time
- When two pins are selected in single sweep mode
   Start process time + (A/D conversion execution time + between-execution process time + A/D conversion execution time) + end process time

Table 29.3 Number of Cycles for A/D Conversion Items

	A/D Conversion Item	Number of Cycles
Start process time	$\phi AD = fAD$	1 or 2 fAD cycles
	φAD = fAD divided by 2	2 or 3 fAD cycles
	φAD = fAD divided by 4	3 or 4 fAD cycles
	φAD = fAD divided by 8	5 or 6 fAD cycles
A/D conversion	Open-circuit detection disabled	40 φAD cycles
execution time	Open-circuit detection enabled	42 φAD cycles
Between-execution p	process time	1 φAD cycle
End process time		2 or 3 fAD cycles

### 29.3.3 A/D Conversion Start Conditions

A software trigger, trigger from timer RD or timer RC, and external trigger are used as A/D conversion start triggers.

Figure 29.4 shows the Block Diagram of A/D Conversion Start Control Unit.




Figure 29.4 Block Diagram of A/D Conversion Start Control Unit

## 29.3.3.1 Software Trigger

A software trigger is selected when bits ADCAP1 to ADCAP0 in the ADMOD register are set to 00b (software trigger).

The A/D conversion starts when the ADST bit in the ADCON0 register is set to 1 (A/D conversion starts).

## 29.3.3.2 Trigger from Timer RD

This trigger is selected when bits ADCAP1 to ADCAP0 in the ADMOD register are set to 01b (timer RD). To use this function, make sure the following conditions are met:

- Bits ADCAP1 to ADCAP0 in the ADMOD register are set to 01b (timer RD).
- Timer RD is used in the output compare function (timer mode, PWM mode, reset synchronous PWM mode, complementary PWM mode, and PWM3 mode).
- The ADTRGjkE bit (j = A, B, C, D, k = 0 or 1) in the TRDADCR register is set to 1 (A/D trigger occurs at compare match with TRDGRjk register).
- The ADST bit in the ADCON0 register is set to 1 (A/D conversion starts).

When the IMFj bit in the TRDSRk register is changed from 0 to 1 under the above conditions, A/D conversion starts.

Refer to **20. Timer RD**, **20.4 Output Compare Function**, **20.5 PWM Mode**, **20.6 Reset Synchronous PWM Mode**, **20.7 Complementary PWM Mode**, **20.8 PWM3 Mode** for the details of timer RD and the output compare function (timer mode, PWM mode, reset synchronous PWM mode, complementary PWM mode, and PWM3 mode).

#### 29.3.3.3 **Trigger from Timer RC**

This trigger is selected when bits ADCAP1 to ADCAP0 in the ADMOD register are set to 10b (timer RC). To use this function, make sure the following conditions are met:

- Bits ADCAP1 to ADCAP0 in the ADMOD register are set to 10b (timer RC).
- Timer RC is used in the output compare function (timer mode, PWM mode, and PWM2 mode).
- The ADTRG¡E bit (j = A, B, C, D) in the TRCADCR register is set to 1 (A/D trigger occurs at compare match with TRCGRj register).
- The ADST bit in the ADCON0 register is set to 1 (A/D conversion starts).

When the IMFj bit in the TRCSR register is changed from 0 to 1 under the above conditions, A/D conversion starts.

Refer to 19. Timer RC, 19.5 Timer Mode (Output Compare Function), 19.6 PWM Mode, 19.7 PWM2 Mode for the details of timer RC and the output compare function (timer mode, PWM mode, and PWM2 mode).

#### 29.3.3.4 **External Trigger**

This trigger is selected when bits ADCAP1 to ADCAP0 in the ADMOD register are set to 11b (external trigger (ADTRG)).

To use this function, make sure the following conditions are met:

- Bits ADCAP1 to ADCAP0 in the ADMOD register are set to 11b (external trigger (ADTRG)).
- The INT7EN bit in the INTEN register is set to 1 ((INT7 input enabled)).
- The port direction register is set to input: When the INT7SEL0 bit in the INTSR register is 0, the PD3\_7 bit in the PD3 register is set to 0 (input mode). When the INT7SEL0 bit in the INTSR register is 1, the PD11\_7 bit in the PD11 register is set to 0 (input
- The ADST bit in the ADCON0 register is set to 1 (A/D conversion starts).

When the ADTRG pin input is changed from high to low under the above conditions, A/D conversion starts.

### 29.3.4 A/D Conversion Result

The A/D conversion result is stored in the ADi register (i = 0 to 7). The register where the result is stored varies depending on the A/D operating mode used. The contents of the ADi register are undefined after reset. Values cannot be written to the ADi register.

In repeat mode 0, no interrupt request is generated. After the first AD conversion is completed, determine if the A/D conversion time has elapsed by a program.

In one-shot mode, repeat mode 1, single sweep mode, and repeat sweep mode, an interrupt request is generated at certain times, such as when an A/D conversion completes (the IR bit in the ADIC register is set to 1).

However, in repeat mode 1 and repeat sweep mode, A/D conversion continues after an interrupt request is generated. Read the ADi register before the next A/D conversion is completed, since at completion the ADi register is rewritten with the new value.

In one-shot mode and single sweep mode, when bits ADCAP1 to ADCAP0 in the ADMOD register is set to 00b (software trigger), the ADST bit in the ADCON0 register is used to determine whether the A/D conversion or sweep has completed.

During an A/D conversion operation, if the ADST bit in the ADCON0 register is set to 0 (A/D conversion stops) by a program to forcibly terminate A/D conversion, the conversion result of the A/D converter is undefined and no interrupt is generated. The value of the ADi register before A/D conversion may also be undefined.

If the ADST bit is set to 0 by a program, do not use the value of all the ADi register.

### 29.3.5 Low-Current-Consumption Function

When the A/D converter is not used, power consumption can be reduced by setting the ADSTBY bit in the ADCON1 register to 0 (A/D operation stops (standby)) to shut off any analog circuit current flow.

To use the A/D converter, set the ADSTBY bit to 1 (A/D operation enabled) and wait for one  $\phi$ AD cycle or more before setting the ADST bit in the ADCON0 register to 1 (A/D conversion starts). Do not write 1 to bits ADST and ADSTBY at the same time.

Also, do not set the ADSTBY bit to 0 (A/D operation stops (standby)) during the A/D conversion.

### 29.3.6 Extended Analog Input Pins

In one-shot mode, repeat mode 0, and repeat mode 1, the on-chip reference voltage (OCVREF) can be used as analog input.

Any variation in VREF can be confirmed using the on-chip reference voltage. Use the ADEX0 bit in the ADCON1 register and the OCVREFAN bit in the OCVREFCR register to select the on-chip reference voltage. The A/D conversion result of the on-chip reference voltage in one-shot mode or in repeat mode 0 is stored in the AD0 register.

### 29.3.7 A/D Open-Circuit Detection Assist Function

To suppress influences of the analog input voltage leakage from the previously converted channel during A/D conversion operation, a function is incorporated to fix the electric charge on the chopper amp capacitor to the predetermined state (AVCC or GND) before starting conversion.

This function enables more reliable detection of an open circuit in the wiring connected to the analog input pins. Figure 29.5 shows the A/D Open-Circuit Detection Example on AVCC Side (Precharge before Conversion Selected) and Figure 29.6 shows the A/D Open-Circuit Detection Example on AVSS Side (Discharge before Conversion Selected).




Figure 29.5 A/D Open-Circuit Detection Example on AVCC Side (Precharge before Conversion Selected)




Figure 29.6 A/D Open-Circuit Detection Example on AVSS Side (Discharge before Conversion Selected)

## 29.4 One-Shot Mode

In one-shot mode, the input voltage to one pin selected from among AN0 to AN19 or OCVREF is A/D converted once.

Table 29.4 lists the One-Shot Mode Specifications.

Table 29.4 One-Shot Mode Specifications

Item	Specification
Function	The input voltage to the pin selected by bits CH2 to CH0 and bits ADGSEL1 to ADGSEL0 in the ADINSEL register or the ADEX0 bit in the ADCON1 register is A/D converted once.
Resolution	8 bits or 10 bits selectable
A/D conversion start conditions	<ul> <li>Software trigger</li> <li>Timer RD</li> <li>Timer RC</li> <li>External trigger</li> <li>(Refer to 29.3.3 A/D Conversion Start Conditions)</li> </ul>
A/D conversion stop conditions	<ul> <li>A/D conversion completes (when bits ADCAP1 to ADCAP0 in the ADMOD register are set to 00b (software trigger), the ADST bit in the ADCON0 register is set to 0.)</li> <li>Set the ADST bit to 0.</li> </ul>
Interrupt request generation timing	When A/D conversion completes.
Analog input pin	One pin is selectable from among AN0 to AN19 or OCVREF.
Storage resisters for A/D conversion result	AD0 register: AN0, AN8, AN16, OCVREF AD1 register: AN1, AN9, AN17 AD2 register: AN2, AN10, AN18 AD3 register: AN3, AN11, AN19 AD4 register: AN4, AN12 AD5 register: AN5, AN13 AD6 register: AN6, AN14 AD7 register: AN7, AN15
Reading of A/D conversion result	Read the register among AD0 to AD7 corresponding to the selected pin.

# 29.5 Repeat Mode 0

In repeat mode 0, the input voltage to one pin selected from among AN0 to AN19 or OCVREF is A/D converted repeatedly.

Table 29.5 lists the Repeat Mode 0 Specifications.

Table 29.5 Repeat Mode 0 Specifications

Item	Specification
Function	The input voltage to the pin selected by bits CH2 to CH0 and bits ADGSEL1 to
	ADGSEL0 in the ADINSEL register or the ADEX0 bit in the ADCON1 register
	is A/D converted repeatedly.
Resolution	8 bits or 10 bits selectable
A/D conversion	Software trigger
start conditions	• Timer RD
	• Timer RC
	• External trigger
	(Refer to 29.3.3 A/D Conversion Start Conditions)
A/D conversion	Set the ADST bit in the ADCON0 register to 0
stop conditions	
Interrupt request	Not generated
generation timing	
Analog input pin	One pin is selectable from among AN0 to AN19 or OCVREF.
Storage resisters for	AD0 register: AN0, AN8, AN16, OCVREF
A/D conversion result	AD1 register: AN1, AN9, AN17
	AD2 register: AN2, AN10, AN18
	AD3 register: AN3, AN11, AN19
	AD4 register: AN4, AN12
	AD5 register: AN5, AN13
	AD6 register: AN6, AN14
	AD7 register: AN7, AN15
Reading of	Read the register among AD0 to AD7 corresponding to the selected pin.
A/D conversion result	

# 29.6 Repeat Mode 1

In repeat mode 1, the input voltage to one pin selected from among AN0 to AN19 or OCVREF is A/D converted repeatedly.

Table 29.6 lists the Repeat Mode 1 Specifications. Figure 29.7 shows an Operating Example in Repeat Mode 1.

Table 29.6 Repeat Mode 1 Specifications

Item	Specification
Function	The input voltage to the pin selected by bits CH2 to CH0 and bits ADGSEL1 to
	ADGSEL0 in the ADINSEL register or the ADEX0 bit in the ADCON1 register
	is A/D converted repeatedly.
Resolution	8 bits or 10 bits selectable
A/D conversion	Software trigger
start conditions	• Timer RD
	• Timer RC
	External trigger
	(Refer to 29.3.3 A/D Conversion Start Conditions)
A/D conversion	Set the ADST bit in the ADCON0 register to 0.
stop condition	
Interrupt request	When the A/D conversion result is stored in the AD7 register.
generation timing	
Analog input pin	One pin is selectable from among AN0 to AN19 or OCVREF.
Storage resisters for	AD0 register: 1st A/D conversion result, 9th A/D conversion result
A/D conversion result	AD1 register: 2nd A/D conversion result, 10th A/D conversion result
	AD2 register: 3rd A/D conversion result, 11th A/D conversion result
	AD3 register: 4th A/D conversion result, 12th A/D conversion result
	AD4 register: 5th A/D conversion result, 13th A/D conversion result
	AD5 register: 6th A/D conversion result, 14th A/D conversion result
	AD6 register: 7th A/D conversion result, 15th A/D conversion result
	AD7 register: 8th A/D conversion result, 16th A/D conversion result
Reading of	Read registers AD0 to AD7.
A/D conversion result	




Figure 29.7 Operating Example in Repeat Mode 1

### 29.7 **Single Sweep Mode**

In single sweep mode, the input voltage to two, four, six, or eight pins selected from among AN0 to AN19 are A/D converted one-by-one.

Table 29.7 lists the Single Sweep Mode Specifications. Figure 29.8 shows an Operating Example in Single Sweep Mode.

**Table 29.7 Single Sweep Mode Specifications** 

Item	Specification
Function	The input voltage to the pin selected by bits CH2 to CH0 and bits ADGSEL1 to
	ADGSEL0 in the ADINSEL register or the ADEX0 bit in the ADCON1 register
	is A/D converted one-by-one.
Resolution	8 bits or 10 bits selectable
A/D conversion	Software trigger
start conditions	• Timer RD
	• Timer RC
	• External trigger
	(Refer to 29.3.3 A/D Conversion Start Conditions)
A/D conversion	• If 2 pins are selected, when A/D conversion of the 2 selected pins completes.
stop conditions	(The ADST bit in the ADCON0 register is set to 0.) • If 4 pins are selected, when A/D conversion of the 4 selected pins completes.
	(The ADST bit is set to 0.)
	• If 6 pins are selected, when A/D conversion of the 6 selected pins completes.
	(The ADST bit is set to 0.)
	• If 8 pins are selected, when A/D conversion of the 8 selected pins completes.
	(The ADST bit is set to 0.)
	• Set the ADST bit to 0.
Interrupt request	• If 2 pins are selected, when A/D conversion of the 2 selected pins completes.
generation timing	• If 4 pins are selected, when A/D conversion of the 4 selected pins completes.
	<ul> <li>If 6 pins are selected, when A/D conversion of the 6 selected pins completes.</li> <li>If 8 pins are selected, when A/D conversion of the 8 selected pins completes.</li> </ul>
Analas innut nina	
Analog input pins	ANO and AN1 (2 pins), AN8 and AN9 (2 pins), AN16 and AN17 (2 pins) AN0 to AN3 (4 pins), AN8 to AN11 (4 pins), AN16 to AN19 (4 pins),
	ANO to ANS (4 pins), ANS to ANTI (4 pins), ANTI to ANTI (4 pins), ANO to ANS (6 pins), ANS to ANI3 (6 pins),
	ANO to AN7 (8 pins), AN8 to AN15 (8 pins), AN0 to AN7 (8 pins), AN8 to AN15 (8 pins),
	(Selectable by bits SCAN1 to SCAN0 and bits ADGSEL1 to ADGSEL0.)
Storage resisters for	AD0 register: AN0, AN8, AN16, OCVREF
A/D conversion result	AD1 register: AN1, AN9, AN17
A D Conversion result	AD2 register: AN2, AN10, AN18
	AD3 register: AN3, AN11, AN19
	AD4 register: AN4, AN12
	AD5 register: AN5, AN13
	AD6 register: AN6, AN14
	AD7 register: AN7, AN15
Reading of	Read the register among AD0 to AD7 corresponding to the selected pin.
A/D conversion result	




Figure 29.8 Operating Example in Single Sweep Mode

## 29.8 Repeat Sweep Mode

In repeat sweep mode, the input voltage to two, four, six, or eight pins selected from among AN0 to AN19 are A/D converted repeatedly.

Table 29.8 lists the Repeat Sweep Mode Specifications. Figure 29.9 shows an Operating Example in Repeat Sweep Mode.

Table 29.8 Repeat Sweep Mode Specifications

Item	Specification
Function	The input voltage to the pin selected by bits CH2 to CH0 and bits ADGSEL1 to
	ADGSEL0 in the ADINSEL register or the ADEX0 bit in the ADCON1 register
	is A/D converted repeatedly.
Resolution	8 bits or 10 bits selectable
A/D conversion	Software trigger
start conditions	• Timer RD
	• Timer RC
	• External trigger (Refer to 29.3.3 A/D Conversion Start Conditions)
A/D conversion	Set the ADST bit in the ADCON0 register to 0
stop condition	Set the ADST bit in the ADOONO register to 0
Interrupt request	If 2 pins are selected, when A/D conversion of the 2 selected pins completes.
generation timing	• If 4 pins are selected, when A/D conversion of the 4 selected pins completes.
gonoration timing	• If 6 pins are selected, when A/D conversion of the 6 selected pins completes.
	• If 8 pins are selected, when A/D conversion of the 8 selected pins completes.
Analog input pins	ANO and AN1 (2 pins), AN8 and AN9 (2 pins), AN16 and AN17 (2 pins)
	AN0 to AN3 (4 pins), AN8 to AN11 (4 pins), AN16 to AN19 (4 pins),
	AN0 to AN5 (6 pins), AN8 to AN13 (6 pins),
	AN0 to AN7 (8 pins), AN8 to AN15 (8 pins),
	(Selectable by bits SCAN1 to SCAN0 and bits ADGSEL1 to ADGSEL0.)
Storage resisters for	AD0 register: AN0, AN8, AN16, OCVREF
A/D conversion result	AD1 register: AN1, AN9, AN17
	AD2 register: AN2, AN10, AN18
	AD3 register: AN3, AN11, AN19
	AD4 register: AN4, AN12
	AD5 register: AN5, AN13
	AD6 register: AN6, AN14
	AD7 register: AN7, AN15
Reading of	Read the register among AD0 to AD7 corresponding to the selected pin.
A/D conversion result	




Figure 29.9 Operating Example in Repeat Sweep Mode

### 29.9 Output Impedance of Sensor under A/D Conversion

To carry out A/D conversion properly, charging the internal capacitor C shown in Figure 29.10 has to be completed within a specified period of time. T (sampling time) as the specified time. Let output impedance of sensor equivalent circuit be R0, internal resistance of microcomputer be R, precision (error) of the A/D converter be X, and the resolution of A/D converter be Y (Y is 1024 in the 10-bit mode, and 256 in the 8-bit mode).

$$\begin{array}{ll} \text{VC is generally} & \text{VC=VIN} \Bigg\{ 1-e^{\displaystyle -\frac{1}{C(R0+R)}} \, ^t \Big\} \\ \\ \text{And when } t = T, & \text{VC=VIN} - \frac{X}{Y} \, \text{VIN=VIN} \Big( 1-\frac{X}{Y} \Big) \\ \\ & e^{\displaystyle -\frac{1}{C(R0+R)}} T = \frac{X}{Y} \\ \\ & \displaystyle -\frac{1}{C(R0+R)} T = \ln \frac{X}{Y} \end{array}$$
 
$$\text{Hence,} \quad R0 = -\frac{T}{C \bullet \ln \frac{X}{Y}} - R$$

Figure 29.10 shows the Analog Input Pin and External Sensor Equivalent Circuit. When the difference between VIN and VC becomes 0.1LSB, we find impedance R0 when voltage between pins VC changes from 0 to VIN-(0.1/1024) VIN in time T. (0.1/1024) means that A/D precision drop due to insufficient capacitor charge is held to 0.1LSB at time of A/D conversion in the 10-bit mode. Actual error however is the value of absolute precision added to 0.1LSB.

 $T = 0.75 \mu s$  when  $\phi AD = 20$  MHz. Output impedance R0 for sufficiently charging capacitor C within time T is determined as follows.

$$T = 0.75 \ \mu s, R = 10 \ k\Omega, C = 6.0 \ pF, X = 0.1, and Y = 1024.$$
 Hence,

$$R0 = -\frac{0.75 \times 10^{-6}}{6.0 \times 10^{-12} \bullet \ln \frac{0.1}{1024}} - 10 \times 10^{3} \approx 3.5 \times 10^{3}$$

Thus, the allowable output impedance of the sensor equivalent circuit, making the precision (error) 0.1LSB or less, is approximately 3.5 k $\Omega$  maximum.




Figure 29.10 Analog Input Pin and External Sensor Equivalent Circuit

#### 29.10 Notes on A/D Converter

- Write to the ADMOD, ADINSEL, ADCON0 (other than the ADST bit), ADCON1, or OCVREFCR register must be performed while A/D conversion is stopped (before a trigger occurs).
- To use the A/D converter in repeat mode 0, repeat mode 1, or repeat sweep mode, select the frequency of the A/D converter operating clock  $\phi AD$  or more for the CPU clock during A/D conversion.
- Connect 0.1 µF capacitor between pins VREF and AVSS.
- Do not enter stop mode during A/D conversion.
- Do not enter wait mode during A/D conversion regardless of the state of the CM02 bit in the CM0 register (1: Peripheral function clock stops in wait mode or 0: Peripheral function clock does not stop in wait mode).
- Do not set the FMSTP bit in the FMR0 register to 1 (flash memory stops) during A/D conversion.
- During an A/D conversion operation, if the ADST bit in the ADCON0 register is set to 0 (A/D conversion stops) by a program to forcibly terminate A/D conversion, the conversion result of the A/D converter is undefined and no interrupt is generated. The value of the ADi register before A/D conversion may also be undefined. If the ADST bit is set to 0 by a program, do not use the value of all the ADi register.

### 30. D/A Converter

The D/A converters are 8-bit R-2R type units. There are two independent D/A converters.

### 30.1 Introduction

D/A conversion is performed by writing a value to the DAi register (i = 0 or 1). To output the conversion result, set the DAiE bit in the DACON register to 1 (output enabled). Before using D/A conversion, set the corresponding bits PD13\_0 and PD13\_1 in the PD13 register to 0 (input mode).

The output analog voltage (V) is determined by the setting value n (n: decimal) of the DAi register.

 $V = Vref \times n / 256 (n = 0 to 255)$ 

Vref: Reference voltage

Table 30.1 lists the D/A Converter Specifications. Figure 30.1 shows the D/A Converter Block Diagram and Figure 30.2 shows the D/A Converter Equivalent Circuit.

Table 30.1 D/A Converter Specifications

Item	Performance
D/A conversion method	R-2R method
Resolution	8 bits
Analog output pins	2 (DA0 and DA1)




Figure 30.1 D/A Converter Block Diagram




Figure 30.2 D/A Converter Equivalent Circuit

## 30.2 Registers

### 30.2.1 D/Ai Register (DAi) (i = 0 or 1)

Address 00D8h (DA0), 00D9h (DA1)

Bit	h7 `	b6	b5	h4	b3	b2	h1	b0	
D.(	07	50	50	<u> </u>	50	02	01	50	
Symbol		_		—				—	
After Reset	0	0	0	0	0	0	0	0	•

Bit	Function	Setting Range	R/W
b7-b0	Output value of D/A conversion	00h to FFh	R/W

When the D/A converter is not used, set the DAiE bit (i = 0 or 1) to 0 (output disabled) and set the DAi register to 00h to prevent current from flowing into the R-2R resistor ladder to reduce unnecessary current consumption.

## 30.2.2 D/A Control Register (DACON)

Address 00DCh

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_	_	_	_	_	DA1E	DA0E	
After Reset	0	0	0	0	0	0	0	0	

Bit	Symbol	Bit Name	Function	R/W
b0	DA0E	D/A0 output enable bit	0: Output disabled 1: Output enabled	R/W
b1	DA1E	D/A1 output enable bit	0: Output disabled 1: Output enabled	R/W
b2	_	Nothing is assigned. If necessary, set to 0	. When read, the content is 0.	_
b3	_			
b4	_			
b5	_			
b6	_			
b7	_			

When the D/A converter is not used, set the DAiE bit (i = 0 or 1) to 0 (output disabled) and set the DAi register to 00h to prevent current from flowing into the R-2R resistor ladder to reduce unnecessary current consumption.

## 31. Comparator B

Comparator B compares a reference input voltage and an analog input voltage. Comparator B1 and comparator B3 are independent of each other.

#### 31.1 Introduction

The comparison result of the reference input voltage and analog input voltage can be read by software. An input to the IVREFi (i = 1 or 3) pin can be used as the reference input voltage.

Table 31.1 lists the Comparator B Specifications, Figure 31.1 shows the Comparator B Block Diagram, and Table 31.2 lists the I/O Pins.

Table 31.1 Comparator B Specifications

Item	Specification
Analog input voltage	Input voltage to the IVCMPi pin
Reference input voltage	Input voltage to the IVREFi pin
Comparison result	Read from the INTiCOUT bit in the INTCMP register
Interrupt request generation timing	When the comparison result changes.
Selectable function	Digital filter function     Whether the digital filter is applied or not and the sampling frequency can be selected.

i = 1 or 3




Figure 31.1 Comparator B Block Diagram

Table 31.2 I/O Pins

Pin Name	I/O	Function
IVCMP1	Input	Comparator B1 analog pin
IVREF1	Input	Comparator B1 reference voltage pin
IVCMP3	Input	Comparator B3 analog pin
IVREF3	Input	Comparator B3 reference voltage pin

## 31.2 Registers

# 31.2.1 Comparator B Control Register 0 (INTCMP)

Address	01F8h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	INT3COUT	_	_	INT3CP0	INT1COUT	_	_	INT1CP0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	INT1CP0	Comparator B1 operation enable bit	Comparator B1 operation disabled     Comparator B1 operation enabled	R/W
b1	_	Reserved bits	Set to 0.	R/W
b2	_			
b3	INT1COUT	Comparator B1 monitor flag	0: IVCMP1 < IVREF1 or comparator B1 operation disabled 1: IVCMP1 > IVREF1	R
b4	INT3CP0	Comparator B3 operation enable bit	Comparator B3 operation disabled     Comparator B3 operation enabled	R/W
b5	_	Reserved bits	Set to 0.	R/W
b6	_			
b7	INT3COUT	Comparator B3 monitor flag	0: IVCMP3 < IVREF3 or comparator B3 operation disabled 1: IVCMP3 > IVREF3	R

# 31.2.2 External Input Enable Register 0 (INTEN)

Address	Address 01FAh								
Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	INT3PL	INT3EN	INT2PL	INT2EN	INT1PL	INT1EN	INT0PL	INT0EN	
After Reset	0	0	0	0	0	0	0	0	

Bit	Symbol	Bit Name	Function	R/W
b0	INT0EN	INTO input enable bit	0: Disabled 1: Enabled	R/W
b1	INT0PL	INTO input polarity select bit (1, 2)	0: One edge 1: Both edges	R/W
b2	INT1EN	INT1 input enable bit	0: Disabled 1: Enabled	R/W
b3	INT1PL	INT1 input polarity select bit (1, 2)	0: One edge 1: Both edges	R/W
b4	INT2EN	INT2 input enable bit	0: Disabled 1: Enabled	R/W
b5	INT2PL	INT2 input polarity select bit (1, 2)	0: One edge 1: Both edges	R/W
b6	INT3EN	INT3 input enable bit	0: Disabled 1: Enabled	R/W
b7	INT3PL	INT3 input polarity select bit (1, 2)	0: One edge 1: Both edges	R/W

#### Notes:

- 1. To set the INTiPL bit (i = 0 to 3) to 1 (both edges), set the POL bit in the INTiIC register to 0 (falling edge selected).
- 2. The IR bit in the INTiIC register may be set to 1 (interrupt requested) if the INTiPL bit is rewritten. Refer to 12.8.4 Changing Interrupt Sources.

# 31.2.3 INT Input Filter Select Register 0 (INTF)

Address	01FCh							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	INT3F1	INT3F0	INT2F1	INT2F0	INT1F1	INT1F0	INT0F1	INT0F0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	INT0F0	INT0 input filter select bit	0 0: No filter	R/W
b1	INT0F1	·	0 1: Filter with f1 sampling	R/W
			1 0: Filter with f8 sampling	
			1 1: Filter with f32 sampling	
b2	INT1F0	INT1 input filter select bit	b3 b2	R/W
b3	INT1F1		0 0: No filter	R/W
			0 1: Filter with f1 sampling	
			1 0: Filter with f8 sampling	
			1 1: Filter with f32 sampling	
b4	INT2F0	INT2 input filter select bit	b5 b4   0 0: No filter	R/W
b5	INT2F1	·		R/W
			0 1: Filter with f1 sampling	
			1 0: Filter with f8 sampling	
<u> </u>			1 1: Filter with f32 sampling	
b6	INT3F0	INT3 input filter select bit	b7 b6   0 0: No filter	R/W
b7	INT3F1	·	0 1: Filter with f1 sampling	R/W
			1 0: Filter with f8 sampling	
			1 1: Filter with f32 sampling	

### 31.3 Functional Description

Comparator B1 and comparator B3 operate independently. Their operations are the same. Table 31.3 lists the Procedure for Setting Registers Associated with Comparator B.

Table 31.3 Procedure for Setting Registers Associated with Comparator B

Step	Register	Bit	Setting Value				
1	Select the fu	inction of pins IVC	on of pins IVCMPi and IVREFi. Refer to 6.6 Port Settings.				
	However, se	et registers and bits	s other than listed in step 2 and the following steps.				
2	INTF	Select whether to	enable or disable the filter.				
		Select the sampli	ng clock.				
3	INTCMP	INTiCP0	1 (operation enabled)				
4	Wait for com	parator stability tir	me (100 μs max.)				
5	INTEN	INTiEN	When using an interrupt: 1 (interrupt enabled)				
		INTiPL	When using an interrupt: Select the input polarity.				
6	INTilC	ILVL0 to ILVL2	When using an interrupt: Select the interrupt priority level.				
		IR	When using an interrupt: 0 (no interrupt requested: initialization)				

i = 1 or 3

Figure 31.2 shows an Operating Example of Comparator Bi (i = 1 or 3).

If the analog input voltage is higher than the reference input voltage, the INTiCOUT bit in the INTCMP register is set to 1. If the analog input voltage is lower than the reference input voltage, the INTiCOUT bit is set to 0. To use the comparator Bi interrupt, set the INTiEN bit in the INTEN register to 1 (interrupt enabled). If the comparison result changes at this time, a comparator Bi interrupt request is generated. Refer to 31.4 Comparator B1 and Comparator B3 Interrupts for details of interrupts.




Figure 31.2 Operating Example of Comparator Bi (i = 1 or 3)

### 31.3.1 Comparator Bi Digital Filter (i = 1 or 3)

Comparator Bi can use the same digital filter as the INTi input. The sampling clock can be selected by bits INTiF0 and INTiF1 in the INTF register. The INTiCOUT signal output from comparator Bi is sampled every sampling clock. When the level matches three times, the IR bit in the INTiIC register is set to 1 (interrupt requested).

Figure 31.3 shows the Configuration of Comparator Bi Digital Filter, and Figure 31.4 shows an Operating Example of Comparator Bi Digital Filter.




Figure 31.3 Configuration of Comparator Bi Digital Filter




Figure 31.4 Operating Example of Comparator Bi Digital Filter

## 31.4 Comparator B1 and Comparator B3 Interrupts

Comparator B generates an interrupt request from two sources, comparator B1 and comparator B3. The comparator Bi (i = 1 or 3) interrupt uses the same INTiIC register (bits IR and ILVL0 to ILVL2) as the INTi (i = 1 or 3) and a single vector.

To use the comparator Bi interrupt, set the INTiEN bit in the INTEN register to 1 (interrupt enabled). In addition, the polarity can be selected by the INTiPL bit in the INTEN register and the POL bit in the INTiIC register.

Inputs can also be passed through the digital filter with three different sampling clocks.

### 32. LCD Drive Control Circuit

#### Note

The description offered in this chapter is based on the R8C/L3AA Group and the R8C/L3AB Group. For other groups, refer to 1.1.2 Differences between Groups.

#### 32.1 Introduction

A liquid crystal display (LCD) drive control circuit is integrated on chip.

A maximum of 56 pins can be used for segment output and 8 pins for common output. Up to 416 pixels of an LCD display can be controlled.

Segment output pins, common output pins, and the capacity connect pins CL1 and CL2 for the voltage multiplier are shared with the I/O port functions. When the LCD display function is not used, these pins are used as I/O ports. Pins VL1 to VL4 are used as the power supply pins for the LCD drive control circuit.

The number of these LCD display function pins varies for each group. Table 32.1 lists the LCD Display Function Pins Provided for Each Group.

This chapter applies to the R8C/L3AA Group and R8C/L3AB Group, which have the maximum number of LCD display function pins. For other groups, note that only the pins listed in Table 32.1 are provided.

L35A, L35B Group L36A, L36B Group L38A, L38B Group L3AA, L3AB Group Shared Common output: Max. 4 Common output: Max. 8 Common output: Max. 8 Common output: Max. 8 I/O Port Segment output: Max. 22 Segment output: Max. 30 Segment output: Max. 47 Segment output: Max. 56 SEG SEG 4 3 SEG SEG SEG SEG 6 5 4 3 SEG SEG SEG 5 4 3 SEG 2 SEG 3 SEG 2 SEG SEG P0 SEG SEG 11 10 SEG SEG SEG 15 SEG P2 SEG 31 SEG 30 SEG 31 SEG 28 SEG 27 SEG 26 SEG SEG 29 28 P3 SEG SEG SEG SEG 39 38 37 36 35 SEG 34 SEG 33 SEG SEG SEG 32 39 38 37 SEG 36 SEG SEG 35 34 SEG SEG 33 32 SEG 39 SEG 38 SEG 37 SEG SEG 36 35 SEG 34 SEG 33 SEG 32 SEG SEG SEG SEG 38 37 36 35 SEG 39 SEG 34 P4 SEG SEG P5 SEG SEG 48 47 P6 COM COM COM COM 2 3 COM SEG SEG SEG SEG 3 55 54 53 52 COM 0 COM COM COM SEG 3 55 SEG SEG 54 53 SEG 52 COM COM COM COM COM COM 0 1 2 COM 0 SEG 55 SEG 54 SEG 53 P12 CL2 CL2 CL1 CL2 VL1 VL1 VL1 VL1 VL2 VL2 VI 2 VL<sub>2</sub> VL3 VL3 VL3 VL4 VL4 VL4 VL4

Table 32.1 LCD Display Function Pins Provided for Each Group

#### Notes:

- The symbol "-"indicates there is no LCD display function. Select the I/O port function with registers LSE1 to LSE7 for these pins.
- SEG52 to SEG55 can be used as COM7 to COM4. The R8C/L35A Group and R8C/L35B Group do not have pins SEG52 to SEG55, so 1/8 duty cannot be selected.
- 3. The R8C/L35A Group and R8C/L35B Group do not have the VL3 pin, so 1/4 bias cannot be selected. When the internal voltage multiplier is used, 1/2 bias cannot also be selected.

Table 32.2 lists the Specification Overview of LCD Drive Control Circuit (1) and Table 32.3 lists the Specification Overview of LCD Drive Control Circuit (2). Figure 32.1 shows a Block Diagram of LCD Drive Control Circuit.

Table 32.2 Specification Overview of LCD Drive Control Circuit (1)

Item			Specification						
Segment output	Max 56 pins (SF	G0 to SEG55)	Specification						
oogmont output	Max. 56 pins (SEG0 to SEG55)  • Pins SEG0 to SEG51 can be individually controlled for use as an I/O port or a segment output pin.								
	<ul> <li>Pins SEG0 to SEG51 can be individually controlled for use as an I/O port or a segment output pin.</li> <li>Pins SEG52 to SEG55 can be individually controlled for use as an I/O port or a common</li> </ul>								
	output/segment		invidually controlled for doc do diff if o port of d co						
Common output	Max. 8 pins (CO								
Common output		utput pins can be s	alactad						
			d I/O ports when not in use as common output pi	ne					
			vidually controlled for use as an I/O port or a seg						
		not in use as a co		mem					
Maximum number of	output piii wiioi	11101 111 000 00 0 0 0	minori output pini						
display pixles	Duty	Common Pin	Maximum Number of Display Pixels						
diopidy pixtoo	Static	COM0	56 dots or 8-segment LCD 7 digits						
	1/2	COM0, COM1	112 dots or 8-segment LCD 14 digits						
	1/3	COM0 to COM2	168 dots or 8-segment LCD 21 digits						
	1/4	COM0 to COM3	224 dots or 8-segment LCD 28 digits						
	1/8	COM0 to COM7	416 dots or 8-segment LCD 52 digits						
LCD drive timing	The frequency of		LCDCK for determing the LCD drive timing:						
		Frequ	ency of LCD clock source Notes:	ı					
		f(LCDCK) = -	$n = 32$ when f32 is selected $n \times division$ ratio $n = 4$ when fC-LCD is selected $n = 4$ wh						
	Frame frequency:								
		f(FR) = f(LCDCI	() × duty						
		I(FN) =	2						
D:									
Bias control			awaal walkawa waxilkindiawaana ba waad	External division resistors or the internal voltage multiplier can be used (1) When external division resistors are used					
Dias control	(1) When externa	al division resistors	are used						
Dias control	<ul><li>(1) When external</li><li>• The LCD drive division resistor</li><li>• The following volume</li></ul>	al division resistors voltage is applied t rs. oltage values are a	are used o LCD power supply pins VL1 to VL4 using exterpplied to LCD power supply pins VL1 to VL4 bas						
Diag Control	<ul><li>(1) When external</li><li>• The LCD drive division resistor</li><li>• The following volume</li></ul>	al division resistors voltage is applied t 's.	are used o LCD power supply pins VL1 to VL4 using exterpplied to LCD power supply pins VL1 to VL4 basegister.						
DIGO CONTION	<ul> <li>(1) When externa</li> <li>The LCD drive of division resistor</li> <li>The following was the bias values</li> </ul>	al division resistors voltage is applied to soltage is applied to soltage values are a set by the LCR0 re	are used o LCD power supply pins VL1 to VL4 using exterpplied to LCD power supply pins VL1 to VL4 bas						
DIGO CONTION	<ul> <li>(1) When externa</li> <li>The LCD drive division resistor</li> <li>The following vothe bias values</li> </ul>	al division resistors voltage is applied to see the college values are a set by the LCR0 reconstruction of the college values are a set by the college values	are used o LCD power supply pins VL1 to VL4 using exterpplied to LCD power supply pins VL1 to VL4 basegister.						
DIGO CONTION	<ul> <li>(1) When externa</li> <li>The LCD drive of division resistor</li> <li>The following was the bias values</li> </ul>	al division resistors voltage is applied to see the control of the	are used o LCD power supply pins VL1 to VL4 using exterpplied to LCD power supply pins VL1 to VL4 basegister.						
DIGO CONTION	<ul> <li>(1) When externa</li> <li>The LCD drive of division resistor</li> <li>The following was the bias values</li> </ul>	al division resistors voltage is applied to set by the LCR0 resistors voltage values are a set by the LCR0 resistors voltage values are a set by the LCR0 resistors voltage values and voltage values and voltage values va	are used o LCD power supply pins VL1 to VL4 using exterpplied to LCD power supply pins VL1 to VL4 basegister.						
DIGO CONTROL	<ul> <li>(1) When externa</li> <li>The LCD drive division resistor</li> <li>The following vothe bias values</li> </ul> Bias Value 1/4 bias	al division resistors voltage is applied to set by the LCR0 resistors voltage values are a set by the LCR0 resistors values are a set by the LCR0 resistors values and values are a set by the LCR0 resistors values and values are a set by the LCR0 vl.4 = VLCD	are used o LCD power supply pins VL1 to VL4 using exterpplied to LCD power supply pins VL1 to VL4 basegister.						
DIGO CONTROL	<ul> <li>(1) When externa</li> <li>The LCD drive of division resistor</li> <li>The following was the bias values</li> </ul>	al division resistors voltage is applied to set by the LCR0 resistors voltage values are a set by the LCR0 resistors voltage values are a set by the LCR0 resistors voltage values and voltage voltage values voltage values value	are used o LCD power supply pins VL1 to VL4 using exterpplied to LCD power supply pins VL1 to VL4 basegister.  Voltage Value						
DIGO CONTO	<ul> <li>(1) When externa</li> <li>The LCD drive division resistor</li> <li>The following vothe bias values</li> </ul> Bias Value 1/4 bias	al division resistors voltage is applied to set by the LCR0 resistors voltage values are a set by the LCR0 resistors values are a set by the LCR0 resistors values and values are a set by the LCR0 resistors values and values are a set by the LCR0 vl.4 = VLCD	are used o LCD power supply pins VL1 to VL4 using exterpplied to LCD power supply pins VL1 to VL4 basegister.  Voltage Value						
DIGO CONTION	<ul> <li>(1) When externa</li> <li>The LCD drive division resistor</li> <li>The following vothe bias values</li> </ul> Bias Value 1/4 bias	al division resistors voltage is applied to set by the LCR0 reset by the LCR0 reset by the LCR0 reset by the LCR0 vL3 = 3/4 VLCD vL2 = 2/4 VLCD vL1 = 1/4 VLCD vL4 = VLCD vL3 = VL2 = 2/3 V	are used o LCD power supply pins VL1 to VL4 using exterpplied to LCD power supply pins VL1 to VL4 basegister.  Voltage Value						
DIGO CONTROL	(1) When externa  The LCD drive of division resistor  The following we the bias values  Bias Value  1/4 bias	al division resistors voltage is applied to see the LCR0 resistor of the LCR0 resistors with the LCR0 resistors and the LCR0 resistors an	are used to LCD power supply pins VL1 to VL4 using extern pplied to LCD power supply pins VL1 to VL4 basegister.  Voltage Value						
DIGO CONTROL	(1) When externa  The LCD drive of division resistor  The following was the bias values  Bias Value  1/4 bias  1/3 bias	al division resistors voltage is applied for soltage values are a set by the LCR0 resistors.  VL4 = VLCD VL3 = 3/4 VLCD VL2 = 2/4 VLCD VL1 = 1/4 VLCD VL4 = VLCD VL3 = VL2 = 2/3 V VL1 = 1/3 VLCD VL4 = VLCD VL4 = VLCD VL4 = VLCD VL1 = 1/2 VL3 = VL3	are used to LCD power supply pins VL1 to VL4 using extern pplied to LCD power supply pins VL1 to VL4 basegister.  Voltage Value						
DIGO CONTION	(1) When externa  The LCD drive division resistor  The following vothe bias values  Bias Value  1/4 bias  1/2 bias  VLCD: LCD power	al division resistors voltage is applied for soltage values are a set by the LCR0 resistors.  VL4 = VLCD VL3 = 3/4 VLCD VL2 = 2/4 VLCD VL1 = 1/4 VLCD VL4 = VLCD VL3 = VL2 = 2/3 V VL1 = 1/3 VLCD VL4 = VLCD VL4 = VLCD VL4 = VLCD VL1 = 1/2 VL3 = VL3	are used to LCD power supply pins VL1 to VL4 using extern pplied to LCD power supply pins VL1 to VL4 basegister.  Voltage Value						
DIGO CONTION	(1) When externa  The LCD drive division resistor  The following vothe bias values  Bias Value  1/4 bias  1/2 bias  VLCD: LCD power  Note:	al division resistors voltage is applied to see the LCRO resistor of the LCRO resistors where the LCRO resistors with the LCRO	are used to LCD power supply pins VL1 to VL4 using exters applied to LCD power supply pins VL1 to VL4 based based by the sequence of the seque	sed on					
DIGO CONTION	(1) When externa • The LCD drive division resistor • The following vothe bias values  Bias Value  1/4 bias  1/2 bias  VLCD: LCD power Note: The R8C/L35A G	al division resistors voltage is applied to see the LCRO resistor of the LCRO resistors where the LCRO resistors with the LCRO	are used to LCD power supply pins VL1 to VL4 using extern pplied to LCD power supply pins VL1 to VL4 basegister.  Voltage Value	sed on					
DIGO CONTION	(1) When externa  The LCD drive of division resistor  The following verthe bias values  Bias Value  1/4 bias  1/2 bias  VLCD: LCD power  Note:  The R8C/L35A Gobe selected.	al division resistors voltage is applied to see the LCR0 resistors as the LCR0 resistors where the LCR0 resistors are a set by the LCR0 resistors and the LCR0 r	are used to LCD power supply pins VL1 to VL4 using exters applied to LCD power supply pins VL1 to VL4 basegister.  Voltage Value  LCD  E 1/2 VLCD  SB Group do not have the VL3 pin, so 1/4 bias can	sed or					
	(1) When externa • The LCD drive of division resistor • The following votathe bias values  Bias Value  1/4 bias  1/2 bias  VLCD: LCD power  Note: The R8C/L35A Gobe selected. (2) When the interest of the content of th	al division resistors voltage is applied to see the LCR0 resistors as the LCR0 resistors where the LCR0 resistors are a set by the LCR0 resistors and the LCR0 r	are used to LCD power supply pins VL1 to VL4 using exters applied to LCD power supply pins VL1 to VL4 basegister.  Voltage Value  LCD  E 1/2 VLCD  SB Group do not have the VL3 pin, so 1/4 bias can	sed or					
	(1) When external  The LCD drive of division resistor  The following vote the bias values  Bias Value  1/4 bias  1/2 bias  VLCD: LCD power  Note:  The R8C/L35A Gobe selected.  (2) When the interest of the control of	al division resistors voltage is applied to see the LCR0 resistors as the LCR0 resistors where the LCR0 resistors are a set by the LCR0 resistors and the LCR0 r	are used to LCD power supply pins VL1 to VL4 using exters applied to LCD power supply pins VL1 to VL4 basegister.  Voltage Value  LCD  E 1/2 VLCD  SB Group do not have the VL3 pin, so 1/4 bias callier is used	ed or					
	(1) When external the LCD drive of division resistor. The following we the bias values  Bias Value  1/4 bias  1/2 bias  VLCD: LCD power Note: The R8C/L35A Gobe selected. (2) When the interest of the Value of the Value of the Value of the Value of the Value of the Value of the Value of Value	al division resistors voltage is applied to see the LCR0 reset by	are used to LCD power supply pins VL1 to VL4 using extern pplied to LCD power supply pins VL1 to VL4 basegister.  Voltage Value  EB Group do not have the VL3 pin, so 1/4 bias callier is used the voltage is generated at the VL2 pin, three	ed or					
DIGO CONTION	(1) When external the LCD drive of division resistor. The following with the bias values  Bias Value  1/4 bias  1/3 bias  VLCD: LCD power Note: The R8C/L35A Gobe selected. (2) When the interest of the Voltage at the division resistor.	al division resistors voltage is applied to see the set by the LCR0 reset by the LCR	are used to LCD power supply pins VL1 to VL4 using exters applied to LCD power supply pins VL1 to VL4 basegister.  Voltage Value  LCD  E 1/2 VLCD  SB Group do not have the VL3 pin, so 1/4 bias callier is used	ed or					
DIGO CONTION	(1) When externa  The LCD drive division resistor  The following very the bias values  Bias Value  1/4 bias  1/3 bias  VLCD: LCD power  Note: The R8C/L35A Good be selected. (2) When the interest of the voltage at the coltage at the coltage at the coltage at the coltage are considered.	al division resistors voltage is applied to see the LCR0 reset by	are used to LCD power supply pins VL1 to VL4 using extern pplied to LCD power supply pins VL1 to VL4 basegister.  Voltage Value  E 1/2 VLCD  SB Group do not have the VL3 pin, so 1/4 bias callier is used the voltage is generated at the VL2 pin, three our times the voltage at the VL4 pin.	annot times					
DIGO CONTION	(1) When external the LCD drive of division resistor. The following with the bias values  Bias Value  1/4 bias  1/3 bias  VLCD: LCD power Note: The R8C/L35A Gobe selected. (2) When the interest of the voltage at the sased on the V the voltage at the sased on the V Based on the V	al division resistors voltage is applied to see the set by the LCR0 resistors where the set by the LCR0 resistors where the set by the LCR0 resistors with the set by the LCR0 resistors with the voltage multiple set of the voltage, two times voltage, two times voltage, two times voltage, two times voltage, two times voltage, two times voltage, two times voltage, two times voltage, two times voltage, two times voltage, two times voltage, two times voltage, two times voltage, two times voltage, two times voltage, voltage, two times voltage, two times voltage, two times voltage, voltage, two times voltage, volta	are used to LCD power supply pins VL1 to VL4 using extern pplied to LCD power supply pins VL1 to VL4 basegister.  Voltage Value  LCD  B Group do not have the VL3 pin, so 1/4 bias callier is used the voltage is generated at the VL2 pin, three are times the voltage at the VL4 pin.  Less the voltage is generated at pins VL2 and VL3 are voltage is generated at pins VL2 and VL3 are voltage is generated at pins VL2 and VL3 are voltage is generated at pins VL2 and VL3 are voltage is generated at pins VL2 and VL3 are voltage is generated at pins VL2 and VL3 are voltage is generated at pins VL2 and VL3 are voltage is generated at pins VL2 and VL3 are voltage is generated at pins VL2 and VL3 are voltage is generated at pins VL2 and VL3 are voltage is generated at pins VL2 and VL3 are voltage is generated at pins VL2 and VL3 are voltage is generated at pins VL2 and VL3 are voltage voltage is generated at pins VL2 and VL3 are voltag	annot times					
DIGO CONTO	(1) When external the LCD drive of division resistor. The following with the bias values  Bias Value  1/4 bias  1/3 bias  VLCD: LCD power Note: The R8C/L35A Good be selected. (2) When the interest of the voltage at the selected of the V three time the voltage with the voltage at the selected of the V three time the voltage with the voltage at the selected of the V three time the voltage with the voltage at the selected based on the V three time the voltage with the voltage at the voltage at the voltage at the voltage at the voltage at the voltage with the voltage at the	al division resistors voltage is applied to see the LCR0 resistors as the LCR0 resistors where the LCR0 resistors are a set by the LCR0 resistors and the LCR0 resistors and the LCR0 resistors and the LCR0 resistors are as a set by the LCR0 resistors and the LCR0 resistors and the LCR0 resistors are the LCR0 resistors and the LCR0 resistors are the LCR0 resistors and the LCR0 resistors are the LCR0 resistors and the LCR0 resistors are the LCR0 resistors and the LCR0 resistors are the LCR0 resistors are the LCR0 resistors are the LCR0 resistors are the LCR0 resistors are the LCR0 resistors are the LCR0 resistors and the LCR0 resistors are the LCR0 resistors and the LCR0 resistors are the LCR0 resistors and the LCR0 resistors are the LCR0 resistors and the LCR0 resistors are the LCR0 resistors and the LCR0 resistors are the LCR0 resistors and the LCR0 resistors are the LCR0 resistors and the LCR0 resistors are the LCR0 resistors and the LCR0 resistors are the LCR0 resistors and the LCR0 resistors are the LCR0 resistors and the LCR0 resistors are the LCR0 resistors and the LCR0 resistors are the LCR0 resistors ar	are used to LCD power supply pins VL1 to VL4 using extern pplied to LCD power supply pins VL1 to VL4 basegister.  Voltage Value  LCD  B Group do not have the VL3 pin, so 1/4 bias callier is used the voltage is generated at the VL2 pin, three our times the voltage at the VL4 pin.  Less the voltage is generated at pins VL2 and VL3 pin.  Less the voltage is generated at pins VL2 and VL3 pin.	annot times					
DIGO CONTO	(1) When externa • The LCD drive division resistor • The following with bias values  Bias Value 1/4 bias  1/3 bias  VLCD: LCD power Note: The R8C/L35A Good be selected. (2) When the inte • 1/4 or 1/2 bias of Based on the Voltage at the voltage at the selected based on the Voltage of the Vol	al division resistors voltage is applied to see the LCR0 resistors as the LCR0 resistors where the LCR0 resistors are a set by the LCR0 resistors and the LCR0 resistors and the LCR0 resistors and the LCR0 resistors are as a set by the LCR0 resistors and the LCR0 resistors and the LCR0 resistors are the LCR0 resistors and the LCR0 resistors are the LCR0 resistors and the LCR0 resistors are the LCR0 resistors and the LCR0 resistors are the LCR0 resistors and the LCR0 resistors are the LCR0 resistors are the LCR0 resistors are the LCR0 resistors are the LCR0 resistors are the LCR0 resistors are the LCR0 resistors and the LCR0 resistors are the LCR0 resistors and the LCR0 resistors are the LCR0 resistors and the LCR0 resistors are the LCR0 resistors and the LCR0 resistors are the LCR0 resistors and the LCR0 resistors are the LCR0 resistors and the LCR0 resistors are the LCR0 resistors and the LCR0 resistors are the LCR0 resistors and the LCR0 resistors are the LCR0 resistors and the LCR0 resistors are the LCR0 resistors and the LCR0 resistors are the LCR0 resistors and the LCR0 resistors are the LCR0 resistors ar	are used to LCD power supply pins VL1 to VL4 using extern pplied to LCD power supply pins VL1 to VL4 basegister.  Voltage Value  LCD  B Group do not have the VL3 pin, so 1/4 bias callier is used the voltage is generated at the VL2 pin, three are times the voltage at the VL4 pin.  Less the voltage is generated at pins VL2 and VL3 are voltage is generated at pins VL2 and VL3 are voltage is generated at pins VL2 and VL3 are voltage is generated at pins VL2 and VL3 are voltage is generated at pins VL2 and VL3 are voltage is generated at pins VL2 and VL3 are voltage is generated at pins VL2 and VL3 are voltage is generated at pins VL2 and VL3 are voltage is generated at pins VL2 and VL3 are voltage is generated at pins VL2 and VL3 are voltage is generated at pins VL2 and VL3 are voltage is generated at pins VL2 and VL3 are voltage is generated at pins VL2 and VL3 are voltage voltage is generated at pins VL2 and VL3 are voltag	annot times					
DIGO CONTION	(1) When external the LCD drive of division resistor. The following with the bias values.  Bias Value 1/4 bias  1/3 bias  1/2 bias  VLCD: LCD power Note: The R8C/L35A Cobe selected. (2) When the inte. 1/4 or 1/2 bias of Based on the Voltage at the voltage at the three time the voltage Note:	al division resistors voltage is applied to so the set by the LCR0 resistors where the set by the LCR0 resistors where the set by the LCR0 resistors with the set by the LCR0 resistors with the set of the set o	are used to LCD power supply pins VL1 to VL4 using extern pplied to LCD power supply pins VL1 to VL4 basegister.  Voltage Value  LCD  B Group do not have the VL3 pin, so 1/4 bias callier is used the voltage is generated at the VL2 pin, three our times the voltage at the VL4 pin.  Less the voltage is generated at pins VL2 and VL3 pin.  Less the voltage is generated at pins VL2 and VL3 pin.	annot times					

Table 32.3 Specification Overview of LCD Drive Control Circuit (2)

Item	Specification
LCD display data register	Common output data corresponding to each segment output is written to bits COM0 to COM7 in registers LRA0L to LRA95H.  56 bytes  When a bit is set to 1, the corresponding segment is turned on.  When a bit is set to 0, the corresponding segment is turned off.
LCD display control data register	56 bytes When a bit is set to 1, the corresponding segment blinked or inverted. Blinking or inverting is selected by setting the LRVRS bit.
Pin status at after reset	SEG0 to SEG55: High impedance     COM0 to COM7: High impedance     CL1 to CL2: High impedance     VL1 to VL4: High impedance




Figure 32.1 Block Diagram of LCD Drive Control Circuit

# 32.2 Registers

# 32.2.1 LCD Control Register (LCR0)

Address 0200h b5 Bit b7 b6 b4 b3 b2 b1 b0 LBAS0 LWAV Symbol LSTAT LDSPE LBAS1 LDTY2 LDTY1 LDTY0 After Reset 0 0 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0 b1 b2	LDTY0 LDTY1 LDTY2	Duty Select Bit	0 0 0: Static (COM0 used) 0 0 1: 1/2 duty (COM0 and COM1 used) 0 1 0: 1/3 duty (COM0 to COM2 used) 0 1 1: 1/4 duty (COM0 to COM3 used) 1 0 0: 1/8 duty (COM0 to COM7 used) 1 0 1: Do not set. 1 1 0: Do not set. 1 1 1: Do not set.	R/W R/W
b3	LWAV	LCD waveform control select bit	Segment panel control waveform     Dot matrix panel control waveform	R/W
b4 b5	LBAS0 LBAS1	Bias select bit	0 0: 1/2 bias 0 1: 1/3 bias 1 0: 1/4 bias 1 1: Do not set.	R/W R/W
b6	LDSPE	LCD display enable bit	0: LCD off 1: LCD on	R/W
b7	LSTAT	LCD drive start bit	0: Drive starts 1: Drive stops	R/W

## 32.2.2 LCD Bias Control Register (LCR1)

Address 0201h Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol LVUPE LVURS LVWT1 LVWT0 LVLS3 LVLS2 LVLS1 LVLS0 After Reset 0 0 0 0 0 0 0

Bit	Symbol	Bit Name		Function		R/W
b0	LVLS0	VL1 internally-generated				R/W
b1	LVLS1	voltage select bit		LBAS1 to LBAS0	LBAS1 to LBAS0	R/W
b2	LVLS2		b3 b2 b1 b0	= 00b/10b (1/2, 1/4 bias)	= 01b (1/3 bias)	R/W
b3	LVLS3		0 0 0 0 : VL1 =	1.12V (1)	1.12V (1)	R/W
			0 0 0 1 : VL1 =	1.14V <sup>(1)</sup>	1.14V <sup>(1)</sup>	
			0 0 1 0 : VL1 =	1.17V <sup>(1)</sup>	1.17V <sup>(1)</sup>	
			0 0 1 1 : VL1 =	1.21V <sup>(1)</sup>	1.21V <sup>(1)</sup>	
			0 1 0 0 : VL1 =	1.24V <sup>(1)</sup>	1.24V <sup>(1)</sup>	
			0 1 0 1 : VL1 =	1.28V <sup>(1)</sup>	1.28V <sup>(1)</sup>	
			0 1 1 0 : VL1 =	1.31V <sup>(1)</sup>	1.31V <sup>(1)</sup>	
			0 1 1 1 : VL1 =	1.35V <sup>(1)</sup>	1.35V <sup>(1)</sup>	
			1 0 0 0 : VL1 =	1.40V <sup>(1)</sup>	1.40V <sup>(1)</sup>	
			1 0 0 1 : VL1 =	1.12V <sup>(1)</sup>	1.49V <sup>(1)</sup>	
			1 0 1 0 : VL1 =	<b>↑</b>	1.60V <sup>(1)</sup>	
			1 0 1 1 : VL1 =	<b>↑</b>	1.72V <sup>(1)</sup>	
			1 1 0 0 : VL1 =	<b>↑</b>	1.86V <sup>(1)</sup>	
			1 1 0 1 : VL1 =	<b>↑</b>	1.12V <sup>(1)</sup>	
			1 1 1 0 : VL1 =	$\uparrow$	$\uparrow$	
			1 1 1 1 : VL1 =	$\uparrow$	$\uparrow$	
b4	LVWT0	Voltage multiplier wait		-		R/W
b5	LVWT0	time select bit		Other than LDTY2 to	LDTY2 to LDTY0	R/W
55	LVVVII	time select bit		LDTY0 = 010b	= 010b	11/ / /
			b5 b4	(other than 1/3 duty) × 64 counts	(1/3 duty) × 48 counts	
			0 0 : Wait time = f(FR) 0 1 : Wait time = f(FR)	× 32 counts	× 46 counts	
			1 0 : Wait time = f(FR)	× 16 counts	× 12 counts	
			1 1 : Wait time = f(FR)	× 8 counts	× 6 counts	
			, ,		× 0 dodnio	
b6	LVURS	Voltage multiplier	0: VL1 externally-input vo			R/W
		reference voltage source select bit	1: VL1 internally-generate	· ·		
b7	LVUPE	Voltage multiplier enable	0: Voltage multiplier disab			R/W
		bit	1: Voltage multiplier enabl	ed		

#### Note:

1. Typical values. Please refer to **Table 34.10 LCD Drive Control Circuit Characteristics** for the accuracy. Ensure the multiplied voltage will not exceed 5.5 V.

#### **LCD Display Control Register (LCR2)** 32.2.3

Address 0202h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	LDFR21	LDFR20	LRVRS	LDSPC	LDFR2	LDFR1	LDFR0
After Reset	Х	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	on		R/W	
b0	LDFR0	LCD data display				R/W	
b1 b2	LDFR1 LDFR2	control interval select bit 1 (synchronized with the frame frequency)	b2 b1 b0 0 0 0: Display control interval = f(FR) 0 0 1: Display control interval = f(FR) 0 1 0: Display control interval = f(FR) 0 1 1: Display control interval = f(FR) 1 0 0: Display control interval = f(FR) 1 0 1: Do not set. 1 1 0: Do not set. 1 1 1: Display control interval =	Other than LDTY2 to LDTY0 = 010b (other than 1/3 duty)  × 16 counts  × 32 counts  × 64 counts  × 128 counts  × 256 counts	LDTY2 to LDTY0 = 010b (1/3 duty) × 12 counts × 24 counts × 48 counts × 96 counts × 192 counts	R/W R/W	
b3	LDSPC	LCD data display control enable bit	Data display control disabled     Data display control enabled			R/W	
b4	LRVRS	LCD display control mode select bit	0: Blink display 1: Invert display			R/W	
b5 b6	LDFR20 LDFR21	LCD data display control interval select bit 2 (synchronized with timer RE)	0 0 : Settings of bits LDER0 to LDER2 enabled 0 1 : 0.25-second interval 1 0 : 0.5-second interval 1 1 : 1-second interval				
b7		Nothing is assigne	d. If necessary, set to 0. When read, the	content is undef	ined.		

#### **LCD Clock Control Register (LCR3)** 32.2.4

Address 0203h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	LCKS1	LCKS0	_	_	_	LPSC2	LPSC1	LPSC0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	LPSC0	Division ratio select bit	b2 b1 b0 0 0 0: No division	R/W
b1	LPSC1		0 0 1: Divide-by-2	R/W
b2	LPSC2		0 1 0: Divide-by-4	R/W
			0 1 1: Divide-by-8	
			1 0 0: Divide-by-16	
			1 0 1: Divide-by-32	
			1 1 0: Divide-by-64	
			1 1 1: Do not set.	
b3	_	Reserved bits	Set to 0.	R/W
b4	_			
b5	_			
b6	LCKS0	LCD clock source select bit	b <sup>7</sup> b <sup>6</sup> 0 0: f32	R/W
b7	LCKS1		0 1: fC-LCD	R/W
			1 0: Do not set.	
			1 1: Do not set.	

# 32.2.5 LCD Port Select Register 0 (LSE0)

Address 0206h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	LSE07	LSE06	LSE05	LSE04	LSE03	LSE02	LSE01	LSE00
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	LSE00	LCD port select bit 0	0: Port P0_0 1: SEG0	R/W
b1	LSE01	LCD port select bit 1	0: Port P0_1 1: SEG1	R/W
b2	LSE02	LCD port select bit 2	0: Port P0_2 1: SEG2	R/W
b3	LSE03	LCD port select bit 3	0: Port P0_3 1: SEG3	R/W
b4	LSE04	LCD port select bit 4	0: Port P0_4 1: SEG4	R/W
b5	LSE05	LCD port select bit 5	0: Port P0_5 1: SEG5	R/W
b6	LSE06	LCD port select bit 6	0: Port P0_6 1: SEG6	R/W
b7	LSE07	LCD port select bit 7	0: Port P0_7 1: SEG7	R/W

# 32.2.6 LCD Port Select Register 1 (LSE1)

Address 0207h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	LSE15	LSE14	LSE13	LSE12	LSE11	LSE10	LSE09	LSE08
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	LSE08	LCD port select bit 8	0: Port P1_0 1: SEG8	R/W
b1	LSE09	LCD port select bit 9	0: Port P1_1 1: SEG9	R/W
b2	LSE10	LCD port select bit 10	0: Port P1_2 1: SEG10	R/W
b3	LSE11	LCD port select bit 11	0: Port P1_3 1: SEG11	R/W
b4	LSE12	LCD port select bit 12	0: Port P1_4 1: SEG12	R/W
b5	LSE13	LCD port select bit 13	0: Port P1_5 1: SEG13	R/W
b6	LSE14	LCD port select bit 14	0: Port P1_6 1: SEG14	R/W
b7	LSE15	LCD port select bit 15	0: Port P1_7 1: SEG15	R/W

# 32.2.7 LCD Port Select Register 2 (LSE2)

Address 0208h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	LSE23	LSE22	LSE21	LSE20	LSE19	LSE18	LSE17	LSE16
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	LSE16	LCD port select bit 16	0: Port P2_0 1: SEG16	R/W
b1	LSE17	LCD port select bit 17	0: Port P2_1 1: SEG17	R/W
b2	LSE18	LCD port select bit 18	0: Port P2_2 1: SEG18	R/W
b3	LSE19	LCD port select bit 19	0: Port P2_3 1: SEG19	R/W
b4	LSE20	LCD port select bit 20	0: Port P2_4 1: SEG20	R/W
b5	LSE21	LCD port select bit 21	0: Port P2_5 1: SEG21	R/W
b6	LSE22	LCD port select bit 22	0: Port P2_6 1: SEG22	R/W
b7	LSE23	LCD port select bit 23	0: Port P2_7 1: SEG23	R/W

# 32.2.8 LCD Port Select Register 3 (LSE3)

Address 0209h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	LSE31	LSE30	LSE29	LSE28	LSE27	LSE26	LSE25	LSE24
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	LSE24	LCD port select bit 24	0: Port P3_0 1: SEG24	R/W
b1	LSE25	LCD port select bit 25	0: Port P3_1 1: SEG25	R/W
b2	LSE26	LCD port select bit 26	0: Port P3_2 1: SEG26	R/W
b3	LSE27	LCD port select bit 27	0: Port P3_3 1: SEG27	R/W
b4	LSE28	LCD port select bit 28	0: Port P3_4 1: SEG28	R/W
b5	LSE29	LCD port select bit 29	0: Port P3_5 1: SEG29	R/W
b6	LSE30	LCD port select bit 30	0: Port P3_6 1: SEG30	R/W
b7	LSE31	LCD port select bit 31	0: Port P3_7 1: SEG31	R/W

# 32.2.9 LCD Port Select Register 4 (LSE4)

Address 020Ah

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	LSE39	LSE38	LSE37	LSE36	LSE35	LSE34	LSE33	LSE32
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	LSE32	LCD port select bit 32	0: Port P4_0 1: SEG32	R/W
b1	LSE33	LCD port select bit 33	0: Port P4_1 1: SEG33	R/W
b2	LSE34	LCD port select bit 34	0: Port P4_2 1: SEG34	R/W
b3	LSE35	LCD port select bit 35	0: Port P4_3 1: SEG35	R/W
b4	LSE36	LCD port select bit 36	0: Port P4_4 1: SEG36	R/W
b5	LSE37	LCD port select bit 37	0: Port P4_5 1: SEG37	R/W
b6	LSE38	LCD port select bit 38	0: Port P4_6 1: SEG38	R/W
b7	LSE39	LCD port select bit 39	0: Port P4_7 1: SEG39	R/W

# 32.2.10 LCD Port Select Register 5 (LSE5)

Address 020Bh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	LSE47	LSE46	LSE45	LSE44	LSE43	LSE42	LSE41	LSE40
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	LSE40	LCD port select bit 40	0: Port P5_0 1: SEG40	R/W
1-4	10544			DAM
b1	LSE41	LCD port select bit 41	0: Port P5_1 1: SEG41	R/W
b2	LSE42	LCD port select bit 42	0: Port P5_2	R/W
			1: SEG42	
b3	LSE43	LCD port select bit 43	0: Port P5_3	R/W
			1: SEG43	
b4	LSE44	LCD port select bit 44	0: Port P6_0	R/W
			1: SEG44	
b5	LSE45	LCD port select bit 45	0: Port P6_1	R/W
			1: SEG45	
b6	LSE46	LCD port select bit 46	0: Port P6_2	R/W
			1: SEG46	
b7	LSE47	LCD port select bit 47	0: Port P6_3	R/W
			1: SEG47	

# 32.2.11 LCD Port Select Register 6 (LSE6)

Address 020Ch

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	LSE55	LSE54	LSE53	LSE52	LSE51	LSE50	LSE49	LSE48
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	LSE48	LCD port select bit 48	0: Port P6_4	R/W
			1: SEG48	
b1	LSE49	LCD port select bit 49	0: Port P6_5	R/W
			1: SEG49	
b2	LSE50	LCD port select bit 50	0: Port P6_6	R/W
			1: SEG50	
b3	LSE51	LCD port select bit 51	0: Port P6_7	R/W
			1: SEG51	
b4	LSE52	LCD port select bit 52	0: Port P7_0	R/W
			1: SEG52 or COM7	
b5	LSE53	LCD port select bit 53	0: Port P7_1	R/W
			1: SEG53 or COM6	
b6	LSE54	LCD port select bit 54	0: Port P7_2	R/W
			1: SEG54 or COM5	
b7	LSE55	LCD port select bit 55	0: Port P7_3	R/W
			1: SEG55 or COM4	

# 32.2.12 LCD Port Select Register 7 (LSE7)

Address 020Dh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	LSE60	LSE59	LSE58	LSE57	LSE56
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	LSE56	LCD port select bit 56	0: Port P7_4 1: COM3	R/W
b1	LSE57	LCD port select bit 57	0: Port P7_5 1: COM2	R/W
b2	LSE58	LCD port select bit 58	0: Port P7_6 1: COM1	R/W
b3	LSE59	LCD port select bit 59	0: Port P7_7 1: COM0	R/W
b4	LSE60	LCD port select bit 60	0: Ports P12_2 and P12_3 1: CL1 and CL2	R/W
b5	_	Reserved bits	Set to 0.	R/W
b6	_	]		
b7	_			

### 32.3 Data Registers

The LCD display data register (LRAL) and the LCD display control data register (LRAH) are available as data registers.

When 1 is written to a bit in the LCD display data register, the corresponded segment of the LCD panel is turned on, when a bit is set to 0, the corresponding segment is turned off.

When 1 is written to a bit in the LCD display control data register while the LDSPC bit in the LCR2 register is set to 1, the corresponding segment of the LCD panel is operated (blink or invert) as specified by the LRVRS bit, for the interval selected by bits LDFR0 to LDFR2.

		I =		I=				l	1			T =							Γ
Symbol	Address	bit 7 COM7	bit6 COM6	bit5 COM5	bit4 COM4	bit3 COM3	bit2 COM2	bit1	bit0	Symbol	Address	bit7 COM7	bit6 COM6	bit5 COM5	bit4 COM4	bit3 COM3	bit2 COM2	bit1 COM1	bit0 CON
LRA0L	0210h	SEG0							LRA48L	0240h	SEG48								
LRA1L	0211h	SEG1								LRA49L	0241h				SE	G49			
LRA2L	0212h				SE	G2				LRA50L	0242h	SEG50							
LRA3L	0213h				SE					LRA51L	0243h					G51			
LRA4L	0214h					G4				LRA52L	0244h	SEG52							
LRA5L	0215h					G5				LRA53L	0245h					G53			
LRA6L	0216h					G6				LRA54L	0246h					G54			
LRA7L	0217h				SE	.G7				LRA55L	0247h				SE	G55			
LRA8L	0218h				SE	G8				LRA56L	0248h								
LRA9L	0219h					G9				LRA57L	0249h	1							
LRA10L	021Ah				SE	G10				LRA58L	024Ah	1							
LRA11L	021Bh				SE					LRA59L	024Bh	i							
LRA12L	021Ch					G12				LRA60L	024Ch	i							
LRA13L	021Dh					G13				LRA61L	024Dh	1							
LRA14L	021Eh					G14				LRA62L	024Eh	1							
LRA15L	021Fh					G15				LRA63L	024Fh	1	†						
LRA16L	0220h					G16				LRA64L	0250h	i	1						
LRA17L	0221h				SE					LRA65L	0251h								
LRA18L	0222h					G18				LRA66L	0252h								
LRA19L	0223h					G19				LRA67L	0253h								
LRA20L	0224h					G20				LRA68L	0254h								
LRA21L	0225h				SE					LRA69L	0255h								
LRA22L	0226h									LRA70L	0256h								
LRA23L	0227h		SEG22 SEG23						LRA71L	0257h	†								
LRA24L	0228h	SEG23 SEG24						LRA72L	0258h	1									
LRA25L	0229h		SEG25					LRA73L	0259h	†									
LRA26L	022Ah		SEG26					LRA74L	025Ah	1									
LRA27L	022Bh					G27				LRA75L	025Bh	1							
LRA28L	022Ch					G28				LRA76L	025Ch	1			Do no	ot set.			
LRA29L	022Dh					G29				LRA77L	025Dh	1							
LRA30L	022Eh					G30				LRA78L	025Eh	1							
LRA31L	022Fh				SE					LRA79L	025Fh	t							
LRA32L	0230h					G32				LRA80L	0260h	†							
LRA33L	0231h					G33				LRA81L	0261h	1							
LRA34L	0232h					G34				LRA82L	0262h	†							
LRA35L	0233h					G35				LRA83L	0263h	t							
LRA36L	0234h					G36				LRA84L	0264h	t							
LRA37L	0235h					G37				LRA85L	0265h	1							
LRA38L	0236h	SEG38				LRA86L	0266h	†											
LRA39L	0237h	SEG39					LRA87L		1										
LRA40L	0238h																		
LRA41L	0239h	SEG40 SEG41						LRA89L	0269h	1									
LRA42L	023Ah					G42				LRA90L	026Ah	1							
LRA43L	023Bh					G43				LRA91L	026Bh	1							
LRA44L	023Ch					G44				LRA92L	026Ch	1							
LRA45L	023Dh					G45				LRA93L	026Dh	1							
LRA46L	023Eh				SEG46 LRA94L 026Eh														
LRA47L	023Fh	-				G47				LRA95L	026Fh	┨							

Figure 32.2 LCD Display Data Register


Symbol   Address						
COMT  COMB	Symbol	Address		Symbol	Address	
LRASH   0271h   SEG1	Gy56.	7.00.000	COM7 COM6 COM5 COM4 COM3 COM2 COM1 COM0	-,		COM7 COM6 COM5 COM4 COM3 COM2 COM1 COM0
LRASH   0272h   SEG2	LRA0H	0270h	SEG0	LRA48H	02A0h	SEG48
LRASH   02273h   SEG3   LRASH   02A3h   SEG51	LRA1H	0271h	SEG1	LRA49H	02A1h	SEG49
LRASH   0274h   SEG4	LRA2H	0272h	SEG2	LRA50H	02A2h	SEG50
LRASH   0275h   SEG5	LRA3H	0273h	SEG3	LRA51H	02A3h	SEG51
LRA6H   0276h   SEG6	LRA4H	0274h	SEG4	LRA52H	02A4h	SEG52
LRASH   0278h   SEG8	LRA5H	0275h	SEG5	LRA53H	02A5h	SEG53
LRASH   0278h   SEG8	LRA6H	0276h	SEG6	LRA54H	02A6h	SEG54
LRA9H   0279h   SEG9	LRA7H	0277h	SEG7	LRA55H	02A7h	SEG55
LRA10H   027Ah   SEG10	LRA8H	0278h	SEG8	LRA56H	02A8h	
LRASH   027Ah   SEG10	LRA9H	0279h		LRA57H	02A9h	
LRA11H   027Bh   SEG11	LRA10H	027Ah		LRA58H	02AAh	1
LRA12H   027Ch   SEG12	LRA11H			LRA59H		
LRA13H   027Dh   SEG13	LRA12H			LRA60H		
LRA14H   027Eh   SEG14	LRA13H			LRA61H		
LRA15H   027Fh   SEG15						
LRA16H   0280h   SEG16						
LRA17H   0281h   SEG17						1
LRA18H   O282h   SEG18						1
LRA19H   0283h   SEG19						
LRA20H   0284h   SEG20						
LRA21H   0285h   SEG21						
LRA22H   0286h   SEG22						
LRA23H   0287h   SEG23						
LRA24H   0288h   SEG24   LRA73H   0288h   LRA73H   0289h   LRA74H   0288h   LRA73H   0288h   LRA73H   0288h   LRA73H   0288h   LRA74H   0288h   LRA74H   0288h   LRA75H   0288h   LRA79H   0288h   LRA79H   0288h   LRA79H   0288h   LRA79H   0288h   LRA79H   0298h   LRA83H   0204h   LRA89H   0206h   LRA89H   0207h   LRA89H   0207h   LRA89H   0207h   LRA89H   0207h   LRA89H   0208h   LRA89H   0208			= =:			1
LRA25H   0289h   SEG25   LRA73H   0289h   LRA77H   028Ah   SEG26   LRA77H   028Bh   SEG27   LRA28H   028Ch   SEG28   LRA75H   028Bh   LRA76H   028Ch   LRA78H   028Ch   SEG29   LRA77H   028Bh   LRA78H   028Eh   LRA78H   028Eh   LRA78H   028Eh   LRA78H   028Eh   LRA78H   028Eh   LRA78H   028Fh   LRA78H   028Fh   LRA89H   0290h   SEG32   LRA89H   0290h   SEG32   LRA89H   0201h						
LRA26H   028Ah   SEG26						
LRA27H   028Bh   SEG27						
LRA28H   028Ch   SEG28   LRA76H   028Ch   LRA77H   028Dh   LRA77H   028Dh   LRA77H   028Dh   LRA78H   028Eh   LRA78H   028Eh   LRA78H   028Eh   LRA78H   028Eh   LRA78H   028Eh   LRA78H   028Eh   LRA79H   028Eh   LRA79H   028Eh   LRA79H   028Eh   LRA79H   029Dh   LRA33H   0290h   SEG32   LRA80H   02C0h   LRA81H   02C1h   LRA81H   02C1h   LRA33H   0292h   SEG34   LRA82H   02C2h   LRA33H   0293h   SEG35   LRA83H   02C3h   LRA83H   02C3h   LRA83H   02C4h   LRA37H   0295h   SEG37   LRA88H   02C4h   LRA37H   0296h   SEG38   LRA88H   02C6h   LRA89H   02C6h   LRA39H   02C7h   LRA40H   0298h   SEG40   LRA89H   02C7h   LRA89H   02C9h   LRA81H   02C8h   LRA81H   02C8h   LRA81H   02C8h   LRA81H   02C8h   LRA81H   02C8h   LRA41H   029Ch   SEG44   LRA91H   02C8h   LRA41H   02C8h   LRA41H   029Ch   SEG45   LRA93H   02C0h   LRA93H   02C0h   LRA45H   02C0h   SEG45   LRA93H   02C0h   LRA93H   02C0h   LRA45H   02C0h   SEG45   LRA93H   02C0h   LRA93H   02C0h   LRA45H   02C0h   SEG45   LRA94H   02C6h   LRA94H   0						
LRA29H         028Dh         SEG29         LRA77H         028Dh           LRA30H         028Eh         SEG30         LRA78H         028Eh           LRA31H         028Fh         SEG31         LRA79H         028Fh           LRA32H         0290h         SEG32         LRA80H         02C0h           LRA33H         0291h         SEG33         LRA81H         02C1h           LRA34H         0292h         SEG34         LRA82H         02C2h           LRA35H         0293h         SEG35         LRA83H         02C3h           LRA36H         0294h         SEG36         LRA84H         02C4h           LRA37H         0295h         SEG37         LRA85H         02C5h           LRA38H         0296h         SEG38         LRA86H         02C6h           LRA39H         0297h         SEG39         LRA87H         02C7h           LRA40H         0298h         SEG40         LRA88H         02C8h           LRA41H         0299h         SEG41         LRA89H         02C9h           LRA42H         029h         SEG42         LRA90H         02CAh           LRA44H         029Ch         SEG44         LRA91H         02CBh      <						Do not set.
LRA30H         028Eh         SEG30         LRA78H         02BEh           LRA31H         028Fh         SEG31         LRA79H         02BFh           LRA32H         0290h         SEG32         LRA80H         02C0h           LRA33H         0291h         SEG33         LRA81H         02C1h           LRA34H         0292h         SEG34         LRA82H         02C2h           LRA35H         0293h         SEG35         LRA83H         02C3h           LRA36H         0294h         SEG36         LRA84H         02C4h           LRA37H         0295h         SEG37         LRA85H         02C5h           LRA38H         0296h         SEG38         LRA86H         02C6h           LRA39H         0297h         SEG39         LRA87H         02C7h           LRA40H         0298h         SEG40         LRA88H         02C8h           LRA41H         0299h         SEG41         LRA89H         02C9h           LRA42H         029Ah         SEG42         LRA90H         02CAh           LRA44H         029Ch         SEG44         LRA92H         02CCh           LRA46H         029Dh         SEG45         LRA93H         02CDh						
LRA31H         028Fh         SEG31         LRA79H         028Fh           LRA32H         0290h         SEG32         LRA80H         02C0h           LRA33H         0291h         SEG33         LRA81H         02C1h           LRA34H         0292h         SEG34         LRA82H         02C2h           LRA35H         0293h         SEG35         LRA83H         02C3h           LRA36H         0294h         SEG36         LRA84H         02C3h           LRA37H         0295h         SEG37         LRA85H         02C5h           LRA38H         0296h         SEG38         LRA86H         02C6h           LRA39H         0297h         SEG39         LRA87H         02C7h           LRA40H         0298h         SEG40         LRA88H         02C8h           LRA41H         0299h         SEG41         LRA89H         02C9h           LRA42H         029Ah         SEG42         LRA90H         02CAh           LRA44H         029Ch         SEG44         LRA91H         02CBh           LRA44H         029Ch         SEG45         LRA94H         02CCh           LRA46H         029Eh         SEG46         LRA94H         02CEh <td></td> <td></td> <td></td> <td></td> <td>_</td> <td></td>					_	
LRA32H         0290h         SEG32         LRA80H         02C0h           LRA33H         0291h         SEG33         LRA81H         02C1h           LRA34H         0292h         SEG34         LRA82H         02C2h           LRA35H         0293h         SEG35         LRA83H         02C3h           LRA36H         0294h         SEG36         LRA84H         02C3h           LRA37H         0295h         SEG37         LRA85H         02C5h           LRA38H         0296h         SEG38         LRA86H         02C5h           LRA39H         0297h         SEG39         LRA87H         02C7h           LRA40H         0298h         SEG40         LRA88H         02C8h           LRA41H         0299h         SEG41         LRA89H         02C9h           LRA42H         029Ah         SEG42         LRA90H         02CAh           LRA43H         029Bh         SEG43         LRA91H         02CBh           LRA44H         029Ch         SEG44         LRA92H         02CCh           LRA45H         029Dh         SEG45         LRA93H         02CDh           LRA46H         029Eh         SEG46         LRA94H         02CEh <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>						
LRA33H         0291h         SEG33           LRA34H         0292h         SEG34           LRA35H         0293h         SEG35           LRA36H         0294h         SEG36           LRA37H         0295h         SEG37           LRA37H         0295h         SEG37           LRA38H         0296h         SEG38           LRA39H         0297h         SEG39           LRA40H         0298h         SEG40           LRA41H         0299h         SEG41           LRA41H         0299h         SEG41           LRA42H         029Ah         SEG42           LRA43H         029Bh         SEG43           LRA44H         029Ch         SEG44           LRA44H         029Ch         SEG44           LRA45H         029Dh         SEG45           LRA46H         029Eh         SEG46						1
LRA34H         0292h         SEG34         LRA82H         02C2h           LRA35H         0293h         SEG35         LRA83H         02C3h           LRA36H         0294h         SEG36         LRA84H         02C4h           LRA37H         0295h         SEG37         LRA85H         02C5h           LRA38H         0296h         SEG38         LRA86H         02C5h           LRA39H         0297h         SEG39         LRA87H         02C7h           LRA40H         0298h         SEG40         LRA88H         02C8h           LRA41H         0299h         SEG41         LRA89H         02C9h           LRA42H         029Ah         SEG42         LRA90H         02CAh           LRA43H         029Bh         SEG43         LRA91H         02CBh           LRA44H         029Ch         SEG44         LRA92H         02CCh           LRA45H         029Dh         SEG45         LRA93H         02CDh           LRA46H         029Eh         SEG46         LRA94H         02CEh						1
LRA35H         0293h         SEG35         LRA83H         02C3h           LRA36H         0294h         SEG36         LRA84H         02C4h           LRA37H         0295h         SEG37         LRA85H         02C5h           LRA38H         0296h         SEG38         LRA86H         02C6h           LRA39H         0297h         SEG39         LRA87H         02C7h           LRA40H         0298h         SEG40         LRA88H         02C8h           LRA41H         0299h         SEG41         LRA89H         02C9h           LRA42H         029Ah         SEG42         LRA90H         02CAh           LRA43H         029Bh         SEG43         LRA91H         02CBh           LRA44H         029Ch         SEG44         LRA92H         02CCh           LRA45H         029Dh         SEG45         LRA93H         02CDh           LRA46H         029Eh         SEG46         LRA94H         02CEh				-		1
LRA36H         0294h         SEG36         LRA84H         02C4h           LRA37H         0295h         SEG37         LRA85H         02C5h           LRA38H         0296h         SEG38         LRA86H         02C6h           LRA39H         0297h         SEG39         LRA87H         02C7h           LRA40H         0298h         SEG40         LRA88H         02C8h           LRA41H         0299h         SEG41         LRA89H         02C9h           LRA42H         029Ah         SEG42         LRA90H         02CAh           LRA43H         029Bh         SEG43         LRA91H         02CBh           LRA44H         029Ch         SEG44         LRA92H         02CCh           LRA45H         029Dh         SEG45         LRA93H         02CDh           LRA46H         029Eh         SEG46         LRA94H         02CEh						1
LRA37H         0295h         SEG37         LRA85H         02C5h           LRA38H         0296h         SEG38         LRA86H         02C6h           LRA39H         0297h         SEG39         LRA87H         02C7h           LRA40H         0298h         SEG40         LRA88H         02C8h           LRA41H         0299h         SEG41         LRA89H         02C9h           LRA42H         029Ah         SEG42         LRA90H         02CAh           LRA43H         029Bh         SEG43         LRA91H         02CBh           LRA44H         029Ch         SEG44         LRA92H         02CCh           LRA45H         029Dh         SEG45         LRA93H         02CDh           LRA46H         029Eh         SEG46         LRA94H         02CEh						1
LRA38H         0296h         SEG38         LRA86H         02C6h           LRA39H         0297h         SEG39         LRA87H         02C7h           LRA40H         0298h         SEG40         LRA88H         02C8h           LRA41H         0299h         SEG41         LRA89H         02C9h           LRA42H         029Ah         SEG42         LRA90H         02CAh           LRA43H         029Bh         SEG43         LRA91H         02CBh           LRA44H         029Ch         SEG44         LRA92H         02CCh           LRA45H         029Dh         SEG45         LRA93H         02CDh           LRA46H         029Eh         SEG46         LRA94H         02CEh				-		1
LRA39H         0297h         SEG39         LRA87H         02C7h           LRA40H         0298h         SEG40         LRA88H         02C8h           LRA41H         0299h         SEG41         LRA89H         02C9h           LRA42H         029Ah         SEG42         LRA90H         02CAh           LRA43H         029Bh         SEG43         LRA91H         02CBh           LRA44H         029Ch         SEG44         LRA92H         02CCh           LRA45H         029Dh         SEG45         LRA93H         02CDh           LRA46H         029Eh         SEG46         LRA94H         02CEh						1
LRA40H         0298h         SEG40           LRA41H         0299h         SEG41           LRA42H         029Ah         SEG42           LRA43H         029Bh         SEG43           LRA44H         029Ch         SEG44           LRA44H         029Ch         SEG44           LRA45H         029Dh         SEG45           LRA46H         029Eh         SEG46						
LRA41H         0299h         SEG41         LRA89H         02C9h           LRA42H         029Ah         SEG42         LRA90H         02CAh           LRA43H         029Bh         SEG43         LRA91H         02CBh           LRA44H         029Ch         SEG44         LRA92H         02CCh           LRA45H         029Dh         SEG45         LRA93H         02CDh           LRA46H         029Eh         SEG46         LRA94H         02CEh						1
LRA42H         029Ah         SEG42         LRA90H         02CAh           LRA43H         029Bh         SEG43         LRA91H         02CBh           LRA44H         029Ch         SEG44         LRA92H         02CCh           LRA45H         029Dh         SEG45         LRA93H         02CDh           LRA46H         029Eh         SEG46         LRA94H         02CEh						1
LRA43H         029Bh         SEG43         LRA91H         02CBh           LRA44H         029Ch         SEG44         LRA92H         02CCh           LRA45H         029Dh         SEG45         LRA93H         02CDh           LRA46H         029Eh         SEG46         LRA94H         02CEh						1
LRA44H         029Ch         SEG44         LRA92H         02CCh           LRA45H         029Dh         SEG45         LRA93H         02CDh           LRA46H         029Eh         SEG46         LRA94H         02CEh						1
LRA45H         029Dh         SEG45         LRA93H         02CDh           LRA46H         029Eh         SEG46         LRA94H         02CEh						1
LRA46H 029Eh SEG46 LRA94H 02CEh						-
						1
FINAND 050EU						
	LNA4/H	029FII	SEG4/	LLASOH	UZUFII	

Figure 32.3 LCD Display Control Data Register

#### 32.4 LCD Drive Control

Table 32.4 shows an outline of the LCD drive control procedure.

Table 32.4 LCD Drive Control Procedure and Status of Segment and Common Pins



### 32.4.1 Segment Output Pin Selection

All of the segment output pins SEG0 to SEG55 and common output pins COM0 to COM7 are shared with I/O ports. Since all these pins function as I/O ports after a reset, set the corresponding LSEi bit (i = 00 to 59) to 1 for the pins to be used as segment output and common output for LCD displays. Set the corresponding LSEi bit to 0 (I/O port) for the pins not to be used as segment output and common output. If these pins are not used as I/O ports, perform unassigned pin handling for I/O ports (refer to **Table 6.25 Unassigned Pin Handling**).

#### 32.4.2 LCD Clock Selection

Either f32 or fC-LCD is selected as the LCD clock source by setting bits LCKS0 and LCKS1. The division ratio is selected from a range of divide-by-1 to divide-by-64 by setting bits LPSC0 to LPSC2.

### 32.4.3 LCD Data Display Control

The LCD data display control function is used to blink, or to invert an LCD display. This function is enabled by setting the LDSPC bit to 1. A display is blinked by setting the LRVRS bit to 0 and inverted by setting the bit to 1. The interval for blinking or inverting is selected by bits LDFR0 to LDFR2.

#### 32.4.4 Bias Control

The bias is controlled by connecting external division resistors to LCD power supply pins VL1 to VL4 or by using the voltage multiplier. Figure 32.4 shows the Pin Connection and Voltage Levels when Division Resistors are Connected Externally. Figure 32.5 shows the Pin Connection and Voltage Levels when Voltage Multiplier is Used.

To connect division resistors externally, set the LVUPE bit to 0. Leave pins CL1 and CL2 open by setting the LSE60 bit to 1. These pins can also be used as I/O ports by setting the LSE60 bit to 0.

To use the voltage multiplier, set the LVUPE bit to 1. Select the reference voltage VL1 for the voltage multiplier to input externally or generate one internally by using the LVURS bit. Connect the voltage multiplier capacitor between pins CL1 and CL2. To generate the voltage internally, select the VL1 voltage value by setting bits LVLS0 to LVLS3. The wait time for the voltage multiplier is selected from the count source  $\times$  8 to count source  $\times$  64 using bits LVW0 and LVW1.




Figure 32.4 Pin Connection and Voltage Levels when Division Resistors are Connected Externally




Figure 32.5 Pin Connection and Voltage Levels when Voltage Multiplier is Used

### 32.4.5 LCD Data Display

The bias is selected by setting bits LBAS0 and LBAS1, and the duty is selected by setting bits LDTY0 to LDTY2. Either a segment panel control waveform or a dot matrix panel control waveform is selected by setting the LWAV bit. An LCD display is enabled by setting the LDSPE bit to 1, and the display is started by setting LSTAT bit to 1.

The LCD display contents are changed by rewriting the contents of the LCD display data register and the LCR2 register.

### 32.4.6 Pin Status in Stop Mode

The status of the LCD display function pins selected by bits LSE00 to LSE60 in registers LSE0 to LSE7 are shown below. LCD control is restarted by means of the same operation as that used to make LCR0 register settings, as shown the LCD drive control procedure in Table 34.4.

Table 32.5 LCD Display Function Pin Status in Stop Mode

Pin Name	Pin Status
SEG0 to SEG55	Outputs a low-level signal.
COM0 to COM7	Outputs a low-level signal.
CL1 and CL2	Outputs a low-level signal.
VL1	<ul> <li>When external division resistors are used (the voltage multiplier is disabled by setting the LVUPE bit in the LCR1 register to 0) High-impedance state.</li> <li>When the voltage multiplier is used with the VL1 externally-input voltage (the LVUPE bit is set to 1 and the LVURS bit is set to 0) High-impedance state.</li> <li>When the voltage multiplier is used with the VL1 internally-generated voltage (the LVUPE bit is set to 1 and the LVURS bit is set to 1) Outputs the internally-generated voltage.</li> </ul>
VL2 to VL4	High-impedance state

### 32.4.7 Pin Status in Power-Off Mode

The status of the LCD display function pins selected by bits LSE00 to LSE60 in registers LSE0 to LSE7 are shown in Table 32.6. The operation is started from a reset as shown in Table 32.4.

Table 32.6 LCD Display Function Pin Status in Power-Off Mode

Pin Name	Pin Status			
SEG0 to SEG55	Outpute a low lovel signal			
COM0 to COM7	Outputs a low-level signal.			
CL1 and CL2	High-impedance state			
VL1 to VL4	High-impedance state			

### 32.5 LCD Drive Waveform

### 32.5.1 Segment Panel Control Waveform

Figures 32.6 to 32.17 show the LCD drive waveform corresponding to each duty and bias for segment panel control (LWAV = 0).




Figure 32.6 LCD Drive Waveform (LWAV = 0, 1/4, 1/8 duty, 1/4 bias)




Figure 32.7 LCD Drive Waveform (LWAV = 0, 1/3 duty, 1/4 bias)




Figure 32.8 LCD Drive Waveform (LWAV = 0, 1/2 duty, 1/4 bias)




Figure 32.9 LCD Drive Waveform (LWAV = 0, Static, 1/4 bias)




Figure 32.10 LCD Drive Waveform (LWAV = 0, 1/4, 1/8 duty, 1/3 bias)




Figure 32.11 LCD Drive Waveform (LWAV = 0, 1/3 duty, 1/3 bias)




Figure 32.12 LCD Drive Waveform (LWAV = 0, 1/2 duty, 1/3 bias)




Figure 32.13 LCD Drive Waveform (LWAV = 0, Static, 1/3 bias)







Figure 32.14 LCD Drive Waveform (LWAV = 0, 1/4, 1/8 duty, 1/2 bias)



**Figure 32.15** LCD Drive Waveform (LWAV = 0, 1/3 duty, 1/2 bias)



**Figure 32.16** LCD Drive Waveform (LWAV = 0, 1/2 duty, 1/2 bias)



**Figure 32.17** LCD Drive Waveform (LWAV = 0, Static, 1/2 bias)

### 32.5.2 Dot Matrix Panel Control Waveform

Figures 32.18 to 32.29 show the LCD drive waveform corresponding to each duty and bias for dot matrix panel control (LWAV = 1).




Figure 32.18 LCD Drive Waveform (LWAV = 1, 1/4, 1/8 duty, 1/4 bias)




Figure 32.19 LCD Drive Waveform (LWAV = 1, 1/3 duty, 1/4 bias)




Figure 32.20 LCD Drive Waveform (LWAV = 1, 1/2 duty, 1/4 bias)




Figure 32.21 LCD Drive Waveform (LWAV = 1, Static, 1/4 bias)




Figure 32.22 LCD Drive Waveform (LWAV = 1, 1/4, 1/8 duty, 1/3 bias)




Figure 32.23 LCD Drive Waveform (LWAV = 1, 1/3 duty, 1/3 bias)




Figure 32.24 LCD Drive Waveform (LWAV = 1, 1/2 duty, 1/3 bias)




Figure 32.25 LCD Drive Waveform (LWAV = 1, Static, 1/3 bias)




Figure 32.26 LCD Drive Waveform (LWAV = 1, 1/4, 1/8 duty, 1/2 bias)




Figure 32.27 LCD Drive Waveform (LWAV = 1, 1/3 duty, 1/2 bias)




Figure 32.28 LCD Drive Waveform (LWAV = 1, 1/2 duty, 1/2 bias)




Figure 32.29 LCD Drive Waveform (LWAV = 1, Static, 1/2 bias)

# 32.6 Notes on LCD Drive Control Circuit

# 32.6.1 When Division Resistors are Connected Externally

The reference value of R1 to R4 is  $200~k\Omega$ , and the reference value of C1 to C4 is  $0.22~\mu F$ . These optimal values depend on the LCD panel, the number of segment and common pins, and the frame frequency in use. Adjust the values as required (refer to Figure 32.4).

# 32.6.2 Voltage Multiplier

The reference value of CL is  $0.22~\mu F$ , and the reference value of C1 to C4 is  $0.22~\mu F$ . These optimal values depend on the LCD panel, the number of segment and common pins, and the frame frequency in use. Adjust the values as required (refer to Figure 32.5).

# 33. Flash Memory

The flash memory can perform in the following three rewrite modes: CPU rewrite mode, standard serial I/O mode, and parallel I/O mode.

#### 33.1 Introduction

Table 33.1 lists the Flash Memory Version Performance. (Refer to the specifications in **Table 1.1** and **Table 1.2** for items not listed in Table 33.1.)

**Table 33.1 Flash Memory Version Performance** 

I	tem	Specification
Flash memory operating mode		3 modes (CPU rewrite, standard serial I/O, and parallel I/O)
Division of erase block	<b>(</b> S	Refer to Figure 33.1.
Programming method		Byte units or word units (only for program ROM)
Erasure method		Block erase
Programming and eras	sure control method (1)	Program and erase control by software commands
Rewrite control method	Blocks 0 to 8 (Program ROM) <sup>(3)</sup>	Rewrite protect control in block units by the lock bit
	Blocks A, B, C, and D (Data flash)	Individual rewrite protect control on blocks A, B, C, and D by bits FMR14, FMR15, FMR16, and FMR17 in the FMR1 register
Number of commands		8 commands
Programming and erasure endurance (2)	Blocks 0 to 8 (Program ROM) <sup>(3)</sup>	1,000 times
	Blocks A, B, C, and D (Data flash)	10,000 times
ID code check function	n	Standard serial I/O mode supported
ROM code protection		Parallel I/O mode supported

### Notes:

- 1. To perform programming and erasure, use VCC = 2.7 V to 5.5 V as the supply voltage. Do not perform programming and erasure at less than 2.7 V.
- 2. Definition of programming and erasure endurance
  - The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 1,000 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1-Kbyte block, and then the block is erased, the programing/ erasure endurance still stands at one. When performing 100 or more rewrites, the actual erase count can be reduced by executing program operations in such a way that all blank areas are used before performing an erase operation. Avoid rewriting only particular blocks and try to average out the programming and erasure endurance of the blocks. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 3. The number of blocks and block division vary with the MCU. Refer to Figure 33.1 Flash Memory Block Diagrams of R8C/L35A, L36A, L38A, L3AA, R8C/L35B, L36B, L38B, and L3AB Groups for details.

**Table 33.2** Flash Memory Rewrite Mode

Flash Memory Rewrite Mode	CPU Rewrite Mode	Standard Serial I/O Mode	Parallel I/O Mode
Function	User ROM area is rewritten by executing software commands from the CPU.	User ROM area is rewritten using a dedicated serial programmer.	User ROM area is rewritten using a dedicated parallel programmer.
Rewritable area	User ROM	User ROM	User ROM
Rewrite programs	User program	Standard boot program	_

# 33.2 Memory Map

The flash memory contains a user ROM area and a boot ROM area (reserved area).

Figures 33.1 shows the Flash Memory Block Diagrams of R8C/L35A, L36A, L38A, L3AA, R8C/L35B, L36B, L38B, and L3AB Groups.

The user ROM area contains program ROM and data flash.

Program ROM: Flash memory mainly used for storing programs

Data flash: Flash memory mainly used for storing data to be rewritten

(Data flash is not provided in the following groups: R8C/L35B, L36B, L38B, and L3AB.)

The user ROM area is divided into several blocks. The user ROM area can be rewritten in CPU rewrite mode, standard serial I/O mode, or parallel I/O mode.

The rewrite control program (standard boot program) for standard serial I/O mode is stored in the boot ROM area before shipment. The boot ROM area is allocated separately from the user ROM area.




Figure 33.1 Flash Memory Block Diagrams of R8C/L35A, L36A, L38A, L3AA, R8C/L35B, L36B, L38B, and L3AB Groups

# 33.3 Functions to Prevent Flash Memory from being Rewritten

Standard serial I/O mode has an ID code check function, and parallel I/O mode has a ROM code protect function to prevent the flash memory from being read or rewritten easily.

### 33.3.1 ID Code Check Function

The ID code check function is used in standard serial I/O mode. Unless 3 bytes (addresses 0FFFCh to 0FFFEh) of the reset vector are set to FFFFFh, the ID codes sent from the serial programmer or the on-chip debugging emulator and the 7-byte ID codes written in the flash memory are checked to see if they match. If the ID codes do not match, the commands sent from the serial programmer or the on-chip debugging emulator are not accepted. For details of the ID code check function, refer to 12. ID Code Areas.

### 33.3.2 ROM Code Protect Function

The ROM protect function prevents the contents of the flash memory from being read, rewritten, or erased using the OFS register in parallel I/O mode.

Refer to 13. Option Function Select Area for details of the OFS register.

The ROM code protect function is enabled by writing 1 to the ROMCR bit and writing 0 to the ROMCP1 bit. This prevents the content of the on-chip flash memory from being read or rewritten.

Once ROM code protection is enabled, the content of the internal flash memory cannot be rewritten in parallel I/O mode. To disable ROM code protection, erase the block including the OFS register using CPU rewrite mode or standard serial I/O mode.

# 33.3.3 Option Function Select Register (OFS)

Address	0FFFFh							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	CSPROINI	_	_	_	ROMCP1	ROMCR	_	WDTON
After Reset			l	User Settir	ng Value (1)			

Bit	Symbol	Bit Name	Function	R/W
b0	WDTON	Watchdog timer start select bit	Watchdog timer automatically starts after reset     Watchdog timer is stopped after reset	R/W
b1	_	Reserved bit	Set to 1.	R/W
b2	ROMCR	ROM code protect disable bit	0: ROM code protect disabled 1: ROMCP1 bit enabled	R/W
b3	ROMCP1	ROM code protect bit	ROM code protect enabled     ROM code protect disabled	R/W
b4	_	Reserved bits	Set to 1.	R/W
b5	_			
b6	_			
b7	CSPROINI	Count source protection mode after reset select bit	Count source protection mode enabled after reset     Count source protection mode disabled after reset	

### Notes:

1. The OFS register is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

Do not write additions to the OFS register. If the block including the OFS register is erased, the OFS register is set to FFh.

When blank products are shipped, the OFS register is set to FFh. It is set to the written value after written by the user.

When factory-programming products are shipped, the value of the OFS register is the value programmed by the user.

For a setting example of the OFS register, refer to 13.3.1 Setting Example of Option Function Select Area.

#### 33.4 **CPU Rewrite Mode**

In CPU rewrite mode, the user ROM area can be rewritten by executing software commands from the CPU. Therefore, the user ROM area can be rewritten directly while the MCU is mounted on a board without using a ROM programmer. Execute the software command only to blocks in the user ROM area.

The flash module has an erase-suspend function which halts the erase operation temporarily during an erase operation in CPU rewrite mode. During erase-suspend, the user ROM area can be read by a program.

Erase-write 0 mode (EW0 mode) and erase-write 1 mode (EW1 mode) are available in CPU rewrite mode.

Table 33.3 lists the Differences between EW0 Mode and EW1 Mode.

**Table 33.3** Differences between EW0 Mode and EW1 Mode

Item	EW0 Mode	EW1 Mode
Operating mode	Single-chip mode	Single-chip mode
Rewrite control program allocatable area	User ROM	User ROM
Rewrite control program executable areas	RAM (The rewrite control program must be transferred before being executed.) However, the program can be executed in the program ROM area when rewriting the data flash area.	User ROM or RAM
Rewritable area	User ROM	User ROM However, blocks which contain the rewrite control program are excluded.
Software command restrictions	_	Program and block erase commands cannot be executed to any block which contains the rewrite control program.
Mode after programming or block erasure or after entering erase-suspend	Read array mode	Read array mode
CPU and DTC state during programming and block erasure	The CPU operates.	<ul> <li>The CPU operates while the data flash area is being programmed or block erased.</li> <li>The CPU is put in a hold state while the program ROM area is being programmed or block erased. (I/O ports retain the states before the command execution).</li> </ul>
Flash memory status detection	Read bits FST7, FMT5, and FMT4 in the FST register by a program.	Read bits FST7, FMT5, and FMT4 in the FST register by a program.
Conditions for entering program-suspend	Set bits FMR20 and FMR21 in the FMR2 register to 1 by a program.     Set bits FMR20 and FMR22 in the FMR2 register to 1 and the enabled maskable interrupt is generated.	<ul> <li>Set bits FMR20 and FMR21 in the FMR2 register to 1 by a program (while rewriting the data flash area).</li> <li>Set bits FMR20 and FMR22 in the FMR2 register to 1 and the enabled maskable interrupt is generated.</li> </ul>
CPU clock	20 MHz	20 MHz

# 33.4.1 Flash Memory Status Register (FST)

Address 01B2h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	FST7	FST6	FST5	FST4	_	LBDATA	BSYAEI	RDYSTI
After Reset	1	0	0	0	0	Х	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	RDYSTI	Flash ready status interrupt request	0: No flash ready status interrupt request	R/W
		flag <sup>(1, 4)</sup>	1: Flash ready status interrupt request	
b1	BSYAEI	Flash access error interrupt request	0: No flash access error interrupt request	R/W
		flag (2, 4)	1: Flash access error interrupt request	
b2	LBDATA	LBDATA monitor flag	0: Locked	R
			1: Not locked	
b3	_	Nothing is assigned. If necessary, set t	to 0. When read, the content is 0.	_
b4	FST4	Program error flag (3)	0: No program error	R
			1: Program error	
b5	FST5	Erase error/blank check error flag (3)	0: No erase error/blank check error	R
			1: Erase error/blank check error	
b6	FST6	Erase-suspend status flag	0: Other than erase-suspend	R
			1: During erase-suspend	
b7	FST7	Ready/busy status flag	0: Busy	R
			1: Ready	

### Notes:

- 1. The RDYSTI bit cannot be set to 1 (flash ready status interrupt request) by a program.
- 2. The BSYAEI bit cannot be set to 1 (flash access error interrupt request) by a program.
- 3. This bit is also set to 1 (error) when a command error occurs.
- 4. When this bit is set to 1, do not set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled).

# RDYSTI Bit (Flash Ready Status Flag Interrupt Request Flag)

When the RDYSTIE bit in the FMR0 register is set to 1 (flash ready status interrupt enabled) and auto-programming or auto-erasure completes, or erase-suspend mode is entered, the RDYSTI bit is set to 1 (flash ready status interrupt request).

During interrupt handling, set the RDYSTI bit to 0 (no flash ready status interrupt request).

[Condition for setting to 0]

Set to 0 by an interrupt handling program.

[Condition for setting to 1]

When the flash memory status changes from busy to ready while the RDYSTIE bit in the FRMR0 register is set to 1, the RDYSTI bit is set to 1.

The status is changed from busy to ready by the following operations: erasing/writing to the flash memory, suspend acknowledgement, forcible termination, completion of the lock bit program, and completion of the read lock bit status.

# **BYSAEI Bit (Flash Access Error Interrupt Request Flag)**

The BYSAEI bit is set to 1 (flash access error interrupt request) when the BSYAEIE bit in the FMR0 register is set to 1 (flash access error interrupt enabled) and the block during auto-programming/auto-erasure is accessed. This bit is also set to 1 if an erase or program error occurs when the CMDERIE bit in the FMR0 register is set to 1 (erase/write error interrupt enabled).

During interrupt handling, set the BSYAEI bit to 0 (no flash access error interrupt request).

[Conditions for setting to 0]

- (1) Set to 0 by an interrupt handling program.
- (2) Execute the status clear instruction.

[Conditions for setting to 1]

- (1) Read or write the area that is being erased/written when the BSYAEIE bit in the FRMR0 register is set to 1 and while the flash memory is busy.
  - Or, read the data flash area while erasing/writing to the program ROM area. (Note that the read value is undefined in both cases. Writing has no effect.)
- (2) If a command sequence error, erase error, blank check error, or program error occurs when the CMDERIE bit in the FMR0 register is set to 1 (erase/write error interrupt enabled).

# LBDATA Bit (LBDATA Monitor Flag)

This is a read-only bit indicating the lock bit status. To confirm the lock bit status, execute the read lock bit status command and read the LBDATA bit after the FST7 bit is set to 1 (ready).

The condition for updating this bit is when the program, erase, read lock bit status commands are generated. When the read lock bit status command is input, the FST7 bit is set to 0 (busy). At the time when the FST7 bit is set to 1 (ready), the lock bit status is stored in the LBDATA bit. The data in the LBDATA bit is retained until the next command is input.

# **FST4 Bit (Program Error Flag)**

This is a read-only bit indicating the auto-programming status. The bit is set to 1 if a program error occurs; otherwise, it is set to 0. For details, refer to the description in **33.4.12 Full Status Check**.

# FST5 Bit (Erase Error/Blank Check Error Flag)

This is a read-only bit indicating the status of auto-programming or the block blank check command. The bit is set to 1 if an erase error or blank check error occurs; otherwise, it is set to 0. Refer to **33.4.12 Full Status Check** for details.

### FST6 Bit (Erase Suspend Status Flag)

This is a read-only bit indicating the suspend status. The bit is set to 1 when an erase-suspend request is acknowledged and a suspend status is entered; otherwise, it is set to 0.

### FST7 Bit (Ready/Busy Status Flag)

This is a read-only bit indicating the operating status of the flash memory. The bit is set to 0 during program and erase operations; otherwise, it is set to 1.

#### 33.4.2 Flash Memory Control Register 0 (FMR0)

Address	01B4f1							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	RDYSTIE	BSYAEIE	CMDERIE	CMDRST	FMSTP	FMR02	FMR01	FMR00
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	FMR00	Program unit select bit (1,4)	0: Byte units 1: Word units	R/W
b1	FMR01	CPU rewrite mode select bit (1, 5)	O: CPU rewrite mode disabled     CPU rewrite mode enabled	R/W
b2	FMR02	EW1 mode select bit (1)	0: EW0 mode 1: EW1 mode	R/W
b3	FMSTP	Flash memory stop bit (2)	Flash memory operates     Flash memory stops     (Low-power consumption state, flash memory initialization)	R/W
b4	CMDRST	Erase/write sequence reset bit (3)	When the CMDRST bit is set to 1, the erase/write sequence is reset and erasure/writing can be forcibly stopped. When read, the content is 0.	R/W
b5	CMDERIE	Erase/write error interrupt enable bit	Erase/write error interrupt disabled     Erase/write error interrupt enabled	R/W
b6	BSYAEIE	Flash access error interrupt enable bit	Flash access error interrupt disabled     Flash access error interrupt enabled	R/W
b7	RDYSTIE	Flash ready status interrupt enable bit	Flash ready status interrupt disabled     Flash ready status interrupt enabled	R/W

### Notes:

- 1. To set this bit to 1, first write 0 and then 1 immediately. Do not generate an interrupt between writing 0 and writing 1.
- 2. Write to the FMSTP bit by a program transferred to the RAM. The FMSTP bit is enabled when the FMR01 bit is set to 1 (CPU rewrite mode enabled). To set the FMSTP bit to 1 (flash memory stops), set it when the FST7 bit in the FST register is set to 1 (ready).
- 3. The CMDRST bit is enabled when the FMR01 bit is set to 1 (CPU rewrite mode enabled) and the FST7 bit in the FST register is set to 0 (busy).
- 4. This bit valid only program ROM area.
- 5. To set the FMR01 bit to 0 (CPU rewrite mode disabled), set it when the RDYSTI bit in the FST register is set to 0 (no flash ready status interrupt request) and the BSYAEI bit is set to 0 (no flash access error interrupt request).

### FMR00 Bit (Program Unit Select Bit)

The program unit to program ROM area can be selected from 8-bit (byte) units or 16-bit (word) units. When this bit is set to 1 (word units), use the word command for writing the software command.

### FMR01 Bit (CPU Rewrite Mode Select Bit)

When the FMR01 bit is set to 1 (CPU rewrite mode enabled), the MCU is made ready to accept software commands.

# FMR02 Bit (EW1 Mode Select Bit)

When the FMR02 bit is set to 1 (EW1 mode), EW1 mode is selected.

# **FMSTP Bit (Flash Memory Stop Bit)**

This bit is used to initialize the flash memory control circuits, and also to reduce the amount of current consumed by the flash memory. Access to the flash memory is disabled by setting the FMSTP bit to 1.

Write to the FMSTP bit by a program transferred to the RAM.

To reduce the power consumption further in low-speed on-chip oscillator mode (XIN clock stopped) and lowspeed clock mode (XIN clock stopped), set the FMSTP bit to 1. Refer to 9.7.9 Stopping Flash Memory for details.

When entering stop mode or wait mode while CPU rewrite mode is disabled, the FMR0 register does not need to be set because the power for the flash memory is automatically turned off and is turned back on when exiting stop or wait mode.

# CMDRST Bit (Erase/Write Sequence Reset Bit)

This bit is used to initialize the flash memory sequence and forcibly stop a program or erase command. The user ROM area can be read while the flash memory sequence is being initialized.

For addresses and blocks which the program or erase command is forcibly stopped by the CMDRST bit, execute a block erasure again and ensure it completes normally. If the addresses and blocks which the program or block erase command is forcibly stopped are allocated in the program area, set the FMR13 bit in the FMR1 register to 1 (lock bit disabled) before executing the block erasure command again.

The time from when the command is forcibly stopped and until reading is enabled is some hundreds us where the suspend response time is td(SR-SUS).

# CMDERIE Bit (Erase/Write Error Interrupt Enable Bit)

This bit enables an flash command error interrupt to be generated if a program or block erase error occurs. When the CMDERIE bit is set to 1 (erase/write error interrupt enabled) and erasure/writing is performed, an interrupt is generated if an erase or program error occurs.

If a flash command error interrupt is generated, execute the clear status register command during interrupt handling.

## BSYAEIE Bit (Flash Access Error Interrupt Enable Bit)

This bit enables a flash access error interrupt to be generated if the flash memory during rewriting is accessed.

### RDYSTIE Bit (Flash Ready Status Interrupt Enable Bit)

This bit enables a flash ready status error interrupt to be generated when the status of the flash memory sequence changes from the busy to ready status.

# 33.4.3 Flash Memory Control Register 1 (FMR1)

Address 01B5h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	FMR17	FMR16	FMR15	FMR14	FMR13	FMR12	FMR11	FMR10
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	FMR10	Nothing is assigned. If necessary	, set to 0. When read, the content is 0.	_
b1	FMR11			
b2	FMR12			
b3	FMR13	Lock bit disable select bit (1)	0: Lock bit enabled 1: Lock bit disabled	R/W
b4	FMR14	Data flash block A rewrite disable bit (2)	Rewrite enabled (software command acceptable)     Rewrite disabled (software command not acceptable, no error occurred)	R/W
b5	FMR15	Data flash block B rewrite disable bit (2)	Rewrite enabled (software command acceptable)     Rewrite disabled (software command not acceptable, no error occurred)	R/W
b6	FMR16	Data flash block C rewrite disable bit (2)	Rewrite enabled (software command acceptable)     Rewrite disabled (software command not acceptable, no error occurred)	R/W
b7	FMR17	Data flash block D rewrite disable bit (2)	Rewrite enabled (software command acceptable)     Rewrite disabled (software command not acceptable, no error occurred)	R/W

### Notes:

- 1. To set the FMR13 bit to 1, first write 0 and then 1 immediately. Do not generate an interrupt between writing 0 and writing 1.
- 2. To set this bit to 0, first write 1 and then 0 immediately. Do not generate an interrupt between writing 1 and writing 0.

## FMR13 Bit (Lock Bit Disable Select Bit)

When the FMR13 bit is set to 1 (lock bit disabled), the lock bit is disabled. When the FMR13 bit is set to 0, the lock bit is enabled. Refer to **33.4.10 Data Protect Function** for the details of the lock bit.

The FMR13 bit enables the lock bit function only and the lock bit data does not change. However, when a block erase command is executed while the FMR13 bit is set to 1, the lock bit data set to 0 (locked) changes to 1 (not locked) after erasure completes.

[Conditions for setting to 0]

The FMR13 bit is set to 0 when one of the following conditions is met:

- Completion of the program command
- Completion of the erase command
- Generation of a command error
- Transition to erase-suspend
- The FMR01 bit in the FMR0 register is set to 0 (CPU rewrite mode disabled).
- The FMSTP bit in the FMR0 register is set to 1 (flash memory stops).
- The CMDRST bit in the FMR0 register is set to 1 (erasure/writing stopped).

[Condition for setting to 1]

Set to 1 by a program.

# FMR14 Bit (Data Flash Block A Rewrite Disable Bit)

When the FMR 14 bit is set to 0, data flash block A accepts program and block erase commands.

# FMR15 Bit (Data Flash Block B Rewrite Disable Bit)

When the FMR 15 bit is set to 0, data flash block B accepts program and block erase commands.

### FMR16 Bit (Data Flash Block C Rewrite Disable Bit)

When the FMR 16 bit is set to 0, data flash block C accepts program and block erase commands.

# FMR17 Bit (Data Flash Block D Rewrite Disable Bit)

When the FMR 17 bit is set to 0, data flash block D accepts program and block erase commands.

#### 33.4.4 Flash Memory Control Register 2 (FMR2)

Address 01B6h Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol FMR27 FMR22 FMR21 FMR20 After Reset 0 0 0 n 0 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	FMR20	Erase-suspend enable bit (1)	0: Erase-suspend disabled	R/W
		·	1: Erase-suspend enabled	
b1	FMR21	Erase-suspend request bit (2)	0: Erase restart	R/W
			1: Erase-suspend request	
b2	FMR22	Interrupt request suspend	0: Erase-suspend request disabled by interrupt request	R/W
		request enable bit (1)	1: Erase-suspend request enabled by interrupt request	
b3	_	Nothing is assigned. If necessary,	set to 0. When read, the content is 0.	_
b4	_	Reserved bits	Set to 0.	R/W
b5	_			
b6	_			
b7	FMR27	Low-consumption-current	0: Low-consumption-current read mode disabled	R/W
		read mode enable bit (1)	0: Low-consumption-current read mode enabled	

### Note:

- 1. To set this bit to 1, first write 0 and then 1 immediately. Do not generate an interrupt between writing 0 and
- 2. To set the FMR21 bit to 0 (erase restart), set it when the FMR01 bit in the FMR0 register is set to 1 (CPU rewrite mode enabled).

# FMR20 Bit (Erase-Suspend Enable Bit)

When the FMR20 bit is set to 1 (enabled), the erase-suspend function is enabled.

# FMR21 Bit (Erase-Suspend Request Bit)

When the FMR21 bit is set to 1, erase-suspend mode is entered. If the FMR22 bit is set to 1 (erase-suspend request enabled by interrupt request), the FMR21 bit is automatically set to 1 (erase-suspend request) when an interrupt request for the enabled interrupt is generated, and erase-suspend mode is entered. To restart autoerasure, set the FMR21 bit to 0 (erase restart).

[Condition for setting to 0] Set to 0 by a program.

[Conditions for setting to 1]

- The FMR22 bit is set to 1 (erase-suspend request enabled by interrupt request) when an interrupt is generated.
- Set to 1 by a program.

### FMR22 Bit (Interrupt Request Suspend-Request Enable Bit)

When the FMR 22 bit is set to 1 (erase-suspend request enabled by interrupt request), the FMR21 bit is automatically set to 1 (erase-suspend request) at the time an interrupt request is generated during auto-erasure. Set the FMR22 bit to 1 when using erase-suspend while rewriting the user ROM area in EW1 mode.

# FMR27 Bit (Low-Power-Current Read Mode Enable Bit)

When the FMR 27 bit is set to 1 (low-consumption-current read mode enabled) in low-speed clock mode (XIN clock stopped) or low-speed on-chip oscillator mode (XIN clock stopped), power consumption when reading the flash memory can be reduced. Refer to 9.7.10 Low-Current-Consumption Read Mode for details.

#### 33.4.5 EW0 Mode

When the FMR01 bit in the FMR0 register is set to 1 (CPU rewrite mode enabled), the MCU enters CPU rewrite mode and software commands can be accepted. At this time, the FMR02 bit in the FMR0 register is set to 0 so that EW0 mode is selected.

Software commands are used to control program and erase operations. The FST register can be used to confirm whether programming or erasure has completed.

To enter erase-suspend during auto-erasure, set the FMR20 bit to 1 (erase-suspend enabled) and the FMR21 bit to 1 (erase-suspend request). Wait for td(SR-SUS) and ensure that the FST6 bit in the FST register is set to 1 (during erase-suspend) before accessing the flash memory. Auto-erasure can be restarted by setting the FMR21 bit in the FMR2 register to 0 (erase restart).

#### 33.4.6 EW1 Mode

After the FMR01 bit in the FMR0 register is set to 1 (CPU rewrite mode enabled), EW1 mode is selected by setting the FMR02 bit is set to 1.

The FST register can be used to confirm whether programming and erasure has completed.

To enable the erase-suspend function during auto-erasure, execute the block erase command after setting the FMR20 bit in the FMR2 register to 1 (suspend enabled). To enter erase-suspend while auto-erasing the user ROM area, set the FMR22 bit in the FMR2 register to 1 (erase-suspend request enabled by interrupt request). Also, the interrupt to enter program-suspend must be enabled beforehand.

When an interrupt request is generated, the FMR21 bit in the FMR2 register is automatically set to 1 (erasesuspend request) and auto-erasure suspends after td(SR-SUS). After interrupt handling completes, set the FMR21 bit to 0 (erase restart) to restart auto-erasure.

# 33.4.7 Suspend Operation

The suspend function halts the auto-erase operation temporarily during auto-erasure.

When auto-erasure is suspended, the next operation can be executed. (Refer to **Table 33.4 Executable Operation during Suspend**.)

- When suspending the auto-erasure of any block in data flash, reading another block can be executed.
- When suspending the auto-erasure of data flash, reading program ROM can be executed.
- When suspending the auto-erasure of any block in program ROM, reading another block can be executed.
- When suspending the auto-erasure of program ROM, reading data flash can be executed.

Figure 33.2 shows the Suspend Operation Timing.

Table 33.4 Executable Operation during Suspend

		Operation during Suspend											
	Data flash			Data flash			Program ROM			Program ROM			
!		(Block during erasure		(Block during no erasure			(Block during erasure			(Block during no erasure			
		execution before entering suspend)		execution before entering suspend)			execution before entering suspend)			execution before entering suspend)			
		Erase	Program	Read	Erase	Program	Read	Erase	Program	Read	Erase	Program	Read
Areas during erasure execution before entering suspend	Data flash	D	D	D	D	D	Е	N/A	N/A	N/A	D	D	E (5)
	Program ROM	N/A	N/A	N/A	D	D	Е	D	D	D	D	D	Е

### Notes:

- 1. E indicates operation is enabled by using the suspend function, D indicates operation is disabled, and N/A indicates no combination is available.
- 2. Operation cannot be suspended during programming.
- 3. The block erase command can be executed for erasure. The program, lock bit program, and read lock bit status commands can be executed for programming.
  - The clear status register command can be executed when the FST7 bit in the FST register is set to 1 (ready). The operation of block blank check is disabled during suspend.
- 4. The MCU enters read array mode immediately after entering erase-suspend.
- 5. The program ROM area can be read with the BGO function while programming or block erasing data flash.




Figure 33.2 Suspend Operation Timing

# 33.4.8 How to Set and Exit Each Mode

Figure 33.3 shows How to Set and Exit EW0 Mode and Figure 33.4 shows How to Set and Exit EW0 Mode (When Rewriting Data Flash) and EW1 Mode.




Figure 33.3 How to Set and Exit EW0 Mode




Figure 33.4 How to Set and Exit EW0 Mode (When Rewriting Data Flash) and EW1 Mode

# 33.4.9 BGO (BackGround Operation) Function

When the program ROM area is specified while a program or block erase operation to the data flash, array data can be read. This eliminates the need for writing software commands. Access time is the same as for normal read operations.

Figure 33.5 shows the BGO Function.




Figure 33.5 BGO Function

### 33.4.10 Data Protect Function

Each block in the flash memory has a nonvolatile lock bit. The lock bit is enabled by setting the FMR13 bit in the FMR1 register is set to 0 (lock bit enabled). The lock bit can be used to disable (lock) programming or erasing each block. This prevents data from being written or erased inadvertently. A block status changes according to the lock bit as follows:

- When the lock bit data is set to 0: locked (the block cannot be programmed or erased)
- When the lock bit data is set to 1: not locked (the block can be programmed and erased)

The lock bit data is set to 0 (locked) by executing the lock bit program command and to 1 (not locked) by erasing the block. No commands can be used to set only the lock bit data to 1.

The lock bit data can be read using the read lock bit status command.

When the FMR13 bit is set to 1 (lock bit disabled), the lock bit function is disabled and all blocks are not locked (each lock bit data remains unchanged). The lock bit function is enabled by setting the FMR13 bit to 0 (the lock bit data is retained).

When the block erase command is executed while the FMR13 bit is set to 1, the target block is erased regardless of the lock bit status. The lock bit of the erase target block is set to 1 after auto-erasure completes.

Refer to 33.4.11 Software Commands for the details of individual commands.

The FMR13 bit is set to 0 after auto-erasure completes. This bit is also set to 0 if one of the following conditions is met. To erase or program a different locked block, set the FMR 13 bit to 1 again and execute the block erase or program command.

- The FST7 bit in the FST register changes from 0 (busy) to 1 (ready).
- An incorrect command is input.
- The FMR01 bit in the FMR0 register is set to 0 (CPU mode disabled).
- The FMSTP bit in the FM0 register is set to 1 (flash memory stops).

Figure 33.6 shows the FMR13 Bit Operation Timing.




Figure 33.6 FMR13 Bit Operation Timing

### 33.4.11 Software Commands

The software commands are described below. Read or write commands and data in 8-bit units. However, write the command and data of the program (word units) in 16-bit units.

Table 33.5 Software Commands

Command	F	irst Bus Cycle	Э	Second Bus Cycle			
Command	Mode	Address	Data	Mode	Address	Data	
Read array	Write	×	FFh				
Clear status register	Write	×	50h				
Program	Write	WA	40h	Write	WA	WD	
Block erase	Write	×	20h	Write	BA	D0h	
Lock bit program	Write	BT	77h	Write	BT	D0h	
Read lock bit status	Write	×	71h	Write	BT	D0h	
Block blank check Write		×	25h	Write	BA	D0h	

WA: Write address (specify the even address to program in word units.)

WD<sub>8</sub>: Write data (8-bit)
WD<sub>16</sub>: Write data (16-bit)
BA: Any block address
BT: Starting block address

x: Any address in the user ROM area

xx: Upper eight bits of command code (these bits are ignored)

# 33.4.11.1 Read Array Command

The read array command is used to read the flash memory.

When FFh is written in the first bus cycle, the MCU enters read array mode. When the read address is input in the following bus cycles, the content of the specified address can be read in 8-bit units.

Since read array mode remains until another command is written, the contents of multiple addresses can be read continuously.

In addition, after a reset, the MCU enters read array mode after programming or block erasure or after entering erase-suspend.

# 33.4.11.2 Clear Status Register Command

The clear status register command is used to set bits FST4 and FST5 in the FST register to 0. When 50h is written in the first bus cycle, bits FST4 and FST5 in the FST register are set to 0.

# 33.4.11.3 Program Command

The program command is used to write data to the flash memory in 1-byte or 1-word units.

When 40h is written in the first bus cycle and data is written in the second bus cycle to the write address, autoprogramming (data program and verify operation) starts. Make sure the address value specified in the first bus cycle is the same address as the write address specified in the second bus cycle. Specify the even address to program in word units.

The FST7 bit in the FST register can be used to confirm whether auto-programming has completed. The FST7 bit is set to 0 during auto-programming and is set to 1 when auto-programming completes.

After auto-programming has completed, the auto-program result can be confirmed by the FST4 bit in the FST register (refer to **33.4.12 Full Status Check**).

Do not write additions to the already programmed addresses.

The program command targeting each block in the program ROM can be disabled using the lock bit. The following commands are not accepted under the following conditions:

- Block erase commands targeting data flash block A when the FMR14 bit in the FMR1 register is set to 1 (rewrite disabled).
- Block erase commands targeting data flash block B when the FMR15 bit is set to 1 (rewrite disabled).
- Block erase commands targeting data flash block C when the FMR16 bit is set to 1 (rewrite disabled).
- Block erase commands targeting data flash block D when the FMR17 bit is set to 1 (rewrite disabled).

Figure 33.7 shows a Program Flowchart (Flash Ready Status Interrupt Disabled) and Figure 33.8 shows a Program Flowchart (Flash Ready Status Interrupt Enabled).

In EW1 mode, do not execute this command to any address where a rewrite control program is allocated.

When the RDYSTIE bit in the FMR0 register is set to 1 (flash ready status interrupt enabled), a flash ready status interrupt can be generated upon completion of auto-programming. The auto-program result can be confirmed by reading the FST register during the interrupt routine.




Figure 33.7 Program Flowchart (Flash Ready Status Interrupt Disabled)




Figure 33.8 Program Flowchart (Flash Ready Status Interrupt Enabled)

### 33.4.11.4 Block Erase Command

When 20h is written in the first bus cycle and then D0h is written in the second bus cycle to any block address, auto-erasure (erase and erase verify operation) starts in the specified block.

The FST7 bit in the FST register can be used to confirm whether auto-erasure has completed. The FST7 bit is set to 0 during auto-erasure and is set to 1 when auto-erasure completes. After auto-erasure completes, all data in the block is set to FFh.

After auto-erasure has completed, the auto-erase result can be confirmed by the FST5 bit in the FST register. (Refer to **33.4.12 Full Status Check**).

The block erase command targeting each block in the program ROM can be disabled using the lock bit. The following commands are not accepted under the following conditions:

- Block erase commands targeting data flash block A when the FMR14 bit in the FMR1 register is set to 1 (rewrite disabled).
- Block erase commands targeting data flash block B when the FMR15 bit is set to 1 (rewrite disabled).
- Block erase commands targeting data flash block C when the FMR16 bit is set to 1 (rewrite disabled).
- Block erase commands targeting data flash block D when the FMR17 bit is set to 1 (rewrite disabled).

Figure 33.9 shows the Block Erase Flowchart (Flash Ready Status Interrupt Disabled), Figure 33.10 shows the Block Erase Flowchart (Flash Ready Status Interrupt Disabled and Suspend Enabled), and Figure 33.11 shows the Block Erase Flowchart (Flash Ready Status Interrupt Enabled and Suspend Enabled).

In EW1 mode, do not execute this command to any block where a rewrite control program is allocated.

While the RDYSTIE bit in the FMR0 register is set to 1 (flash ready status interrupt enabled), a flash ready status interrupt can be generated upon completion of auto-erasure. While the RDYSTIE bit is set to 1 and the FMR20 bit in the FMR2 register is set to 1 (erase-suspend enabled), a flash ready status interrupt is generated when the FMR21 bit is set to 1 (erase-suspend request) and auto-erasure suspends. The auto-erase result can be confirmed by reading the FST register during the interrupt routine.




Figure 33.9 Block Erase Flowchart (Flash Ready Status Interrupt Disabled)




Figure 33.10 Block Erase Flowchart (Flash Ready Status Interrupt Disabled and Suspend Enabled)




Figure 33.11 Block Erase Flowchart (Flash Ready Status Interrupt Enabled and Suspend Enabled)

# 33.4.11.5 Lock Bit Program Command

This command is used to set the lock bit of any block in the program ROM area to 0 (locked).

When 77h is written in the first bus cycle and D0h is written in the second bus cycle to the starting block address, 0 is written to the lock bit of the specified block. Make sure the address value in the first bus cycle is the same address as the starting block address specified in the second bus cycle.

Figure 33.12 shows the Lock Bit Program Flowchart. The lock bit status (lock bit data) can be read using the read lock bit status command.

The FST7 bit in the FST register can be used to confirm whether writing to the lock bit has completed.

Refer to **33.4.10 Data Protect Function** for the lock bit function and how to set the lock bit to 1 (not locked).




Figure 33.12 Lock Bit Program Flowchart

### 33.4.11.6 Read Lock Bit Status Command

This command is used to read the lock bit status of any address in the program ROM area.

When 71h written in the first bus cycle and D0h is written in the second cycle to the starting block address, the lock bit status of the specified block is stored in the LBDATA bit in the FST register. After the FST7 bit in the FST register has been set to 1 (ready), read the LBDATA bit.

Figure 33.13 shows the Read Lock Bit Status Flowchart.




Figure 33.13 Read Lock Bit Status Flowchart

### 33.4.11.7 Block Blank Check Command

This command is used to confirm that all addresses in any block are blank data FFh.

When 25h is written in the first bus cycle and D0h is written in the second bus cycle to any block address, blank checking starts in the specified block. The FST7 bit in the FST register can be used to confirm whether blank checking has completed. The FST7 bit is set to 0 during the blank-check period and set to 1 when blank checking completes.

After blank checking has completed, the blank-check result can be confirmed by the FST5 bit in the FST register. (Refer to **33.4.12 Full Status Check**.).

Do not execute the block blank check command when the FST6 bit is set to 1 (during erase-suspend). Figure 33.14 shows the Block Blank Check Flowchart.




Figure 33.14 Block Blank Check Flowchart

# 33.4.12 Full Status Check

If an error occurs, bits FST4 and FST5 in the FST register are set to 1, indicating the occurrence of an error. The execution result can be confirmed by checking these status bits (full status check).

Table 33.6 lists the Errors and FST Register Status. Figure 33.15 shows the Full Status Check and Handling Procedure for Individual Errors.

Table 33.6 Errors and FST Register Status

FST Register Status		Error	Error Occurrence Condition				
FST5	FST4	LIIOI	End Occurrence Condition				
1	1	Command sequence error	When a command is not written correctly.  When data other than valid data (i.e., D0h or FFh) is written in the second bus cycle of the block erase command. (1)				
1	0	Erase error	When the block erase command is executed, but auto- erasure does not complete correctly.				
		Blank check error	When the block blank check command is executed and data other than blank data FFh is read.				
0	1	Program error	When the program command is executed, but auto- programming does not complete correctly.				

### Note:

1. When FFh is written in the second bus cycle of these commands, the MCU enters read array mode. At the same time, the command code written in the first bus cycle is invalid.




Figure 33.15 Full Status Check and Handling Procedure for Individual Errors

#### 33.5 Standard Serial I/O Mode

In standard serial I/O mode, a serial programmer which supports the MCU can be used to rewrite the user ROM area while the MCU is mounted on-board.

There are three types of standard serial I/O modes:

- Standard serial I/O mode 3 ......Special clock asynchronous serial I/O used to connect to a serial programmer

Standard serial I/O mode 2 and standard serial I/O mode 3 can be used for the MCU.

Refer to Appendix 2. Connection Examples with M16C Flash Starter for examples of connecting to a serial programmer. Contact the serial programmer manufacturer for more information. Refer to the user's manual included with your serial programmer for instructions.

Table 33.7 lists the Pin Functions (Flash Memory Standard Serial I/O Mode 2) and Figure 33.16 shows Pin Handling in Standard Serial I/O Mode 2. Table 33.8 lists the Pin Functions (Flash Memory Standard Serial I/O Mode 3) and Figure 33.17 shows Pin Handling in Standard Serial I/O Mode 3.

After handling the pins shown in Table 33.8 and rewriting the flash memory using the programmer, apply a highlevel signal to the MODE pin and reset the hardware to run a program in the flash memory in single-chip mode.

#### 33.5.1 **ID Code Check Function**

The ID code check function determines whether the ID codes sent from the serial programmer and those written in the flash memory match.

Refer to 12. ID Code Areas for details of the ID code check.

2			-
Pin	Name	I/O	Description
VCC, VSS	Power supply input		Apply the guaranteed programming and erasure
			voltage to the VCC pin and 0 V to the VSS pin.
RESET	Reset input	I	Reset input pin
P12_0/XIN	P12_0 input/clock input	I	Connect a ceramic resonator or crystal oscillator
P12_1/XOUT	P12_1 input/clock output	I/O	between pins XIN and XOUT.
XCIN	Clock input	I	Connect a crystal oscillator between pins XCIN and
XCOUT	Clock output	I/O	XCOUT.
P0 to P7	Input ports P0 to P7	I	Input a high- or low-level signal or leave open.
P10, P11,	Input ports P10 to P12	I	Input a high- or low-level signal or leave open.
P12_2 to P12_3			
P13_0,	Input port P13	I	Input a high- or low-level signal or leave open.
P13_3 to P13_7			
VREF	Reference voltage	I	Input a high-level signal.
MODE	MODE	I/O	Input a low-level signal.
P13_1	TXD output	0	Serial data output pin

Table 33.7 Pin Functions (Flash Memory Standard Serial I/O Mode 2)





Figure 33.16 Pin Handling in Standard Serial I/O Mode 2

Refer to Appendix 2 Connection Examples with M16C Flash Starter.

Pin	Name	I/O	Description
VCC, VSS	Power supply input		Apply the guaranteed programming and erasure
			voltage to the VCC pin and 0 V to the VSS pin.
RESET	Reset input	ı	Reset input pin
P12_0/XIN	P12_0 input/clock input	ı	If an external oscillator is connected, connect a
P12_1/XOUT	P12_1 input/clock	I/O	ceramic resonator or crystal oscillator between pins
	output		XIN and XOUT.
XCIN	Clock input	ı	If an external oscillator is connected, connect a
XCOUT	Clock output	I/O	crystal oscillator between pins XCIN and XCOUT.
P0 to P7	Input ports P0 to P7	I	Input a high- or low-level signal or leave open.
P10 to P13	Input ports P10 to P13	I	Input a high- or low-level signal or leave open.
VREF	Reference voltage	I	Input a high-level signal.
MODE	MODE	I/O	Serial data I/O pin. Connect the pin to a programmer.

Table 33.8 Pin Functions (Flash Memory Standard Serial I/O Mode 3)



- Notes:
  - 1. Controlled pins and external circuits vary depending on the programmer. Refer to the programmer manual for details.
  - 2. In this example, modes are switched between single-chip mode and standard serial I/O mode by connecting a programmer.
  - 3. When operating with the on-chip oscillator clock, it is not necessary to connect an oscillation circuit.

Figure 33.17 Pin Handling in Standard Serial I/O Mode 3

## 33.6 Parallel I/O Mode

Parallel I/O mode is used to input and output software commands, addresses and data necessary to control (read, program, and erase) the on-chip flash memory.

Use a parallel programmer which supports the MCU. Contact the parallel programmer manufacturer for more information. Refer to the user's manual included with your parallel programmer for instructions.

In parallel I/O mode, the user ROM areas shown in Figure 33.1 can be rewritten.

## 33.6.1 ROM Code Protect Function

The ROM code protect function prevents the flash memory from being read and rewritten. (Refer to the **33.3.2 ROM Code Protect Function**.)

## 33.7 Notes on Flash Memory

## 33.7.1 CPU Rewrite Mode

## 33.7.1.1 Prohibited Instructions

The following instructions cannot be used while the program ROM area is being rewritten in EW0 mode because they reference data in the flash memory: UND, INTO, and BRK.

## **33.7.1.2** Interrupts

Tables 33.9 to 33.11 list CPU Rewrite Mode Interrupts (1), (2), and (3), respectively.

Table 33.9 CPU Rewrite Mode Interrupts (1)

Mode	Erase/ Write Target	Status	Maskable Interrupt
EWO	Data flash	During auto-erasure (suspend enabled)	When an interrupt request is acknowledged, interrupt handling is executed. If the FMR22 bit is set to 1 (erase-suspend request enabled by interrupt request), the FMR21 bit is automatically set to 1 (erase-suspend request). The flash memory suspends auto-erasure after td(SR-SUS). If erase-suspend is required while the FMR22 bit is set to 0 (erase-suspend request disabled by interrupt request), set the FMR21 bit to 1 during interrupt handling. The flash memory suspends auto-erasure after td(SR-SUS). While auto-erasure is being suspended, any block other than the block during auto-erasure execution can be read. Auto-erasure can be restarted by setting the FMR21 bit to 0 (erase restart).
		During auto-erasure (suspend disabled or FMR22 = 0)	Interrupt handling is executed while auto-erasure or auto-programming is being performed.
		During auto-programming	
	Program ROM	During auto-erasure (suspend enabled)	Usable by allocating a vector in RAM.
		During auto-erasure (suspend disabled)	
		During auto-programming	
EW1	Data flash	During auto-erasure (suspend enabled)	When an interrupt request is acknowledged, interrupt handling is executed. If the FMR22 bit is set to 1, the FMR21 bit is automatically set to 1. The flash memory suspends auto-erasure after td(SR-SUS). If erase-suspend is required while the FMR22 bit is set to 0, set the FMR21 bit to 1 during interrupt handling. The flash memory suspends auto-erasure after td(SR-SUS). While auto-erasure is being suspended, any block other than the block during auto-erasure execution can be read. Auto-erasure can be restarted by setting the FMR21 bit to 0.
		During auto-erasure (suspend disabled or FMR22 = 0)	Interrupt handling is executed while auto-erasure or auto-programming is being performed.
		During auto-programming	
	Program ROM	During auto-erasure (suspend enabled)	Auto-erasure suspends after td(SR-SUS) and interrupt handling is executed. Auto-erasure can be restarted by setting the FMR21 bit to 0 after interrupt handling completes. While auto-erasure is being suspended, any block other than the block during auto-erasure execution can be read.
		During auto-erasure (suspend disabled or FMR22 = 0)	Auto-erasure and auto-programming have priority and interrupt requests are put on standby. Interrupt handling is executed after auto-erase and auto-program complete.
		During auto-programming	

FMR21, FMR22: Bits in FMR2 register

Table 33.10 CPU Rewrite Mode Interrupts (2)

Mode	Erase/ Write Target	Status	Watchdog Timer     Oscillation Stop Detection     NMI (Note 1)	Undefined Instruction INTO Instruction BRK Instruction Single Step Address Match Address Break (Note 1)
EWO	Data flash	During auto-erasure (suspend enabled)  During auto-erasure (suspend disabled or FMR22 = 0)  During auto-programming	When an interrupt request is acknowledged, interrupt handling is executed.  If the FMR22 bit is set to 1 (erase-suspend request enabled by interrupt request), the FMR21 bit is automatically set to 1 (erase-suspend request). The flash memory suspends auto-erasure after td(SR-SUS).  If erase-suspend is required while the FMR22 bit is set to 0 (erase-suspend request disabled by interrupt request), set the FMR21 bit to 1 during interrupt handling. The flash memory suspends auto-erasure after td(SR-SUS).  While auto-erasure is being suspended, any block other than the block during auto-erasure execution can be read. Auto-erasure can be restarted by setting the FMR21 bit is set to 0 (erase restart).  Interrupt handling is executed while auto-erasure performed.	When an interrupt request is acknowledged, interrupt handling is executed.  If erase-suspend is required, set the FMR21 bit to 1 during interrupt handling. The flash memory suspends auto-erasure after td(SR-SUS).  While auto-erasure is being suspended, any block other than the block during auto-erasure execution can be read. Auto-erasure can be restarted by setting the FMR21 bit in the FMR2 register is set to 0 (erase restart).
	Program ROM	During auto-erasure (suspend enabled)  During auto-erasure (suspend disabled)  During auto-programming	When an interrupt request is acknowledged, auto-erasure or auto-programming is forcibly stopped immediately and the flash memory is reset. Interrupt handling starts when the flash memory restarts after the fixed period.  Since the block during auto-erasure or the address during auto-programming is forcibly stopped, the normal value may not be read. After the flash memory restarts, execute auto-erasure again and ensure it completes normally. The watchdog timer does not stop during the command operation, so interrupt requests may be generated. Initialize the watchdog timer regularly using the erase-suspend function.	Not usable during auto-erasure or auto-programming.

FMR21, FMR22: Bits in FMR2 register Note:

1. Do not use a non-maskable interrupt while block 0 is being auto-erased because the fixed vector is allocated in block 0.

Table 33.11 CPU Rewrite Mode Interrupts (3)

Mode	Erase/ Write Target	Status	Watchdog Timer     Oscillation Stop Detection     NMI (Note 1)	Undefined Instruction INTO Instruction BRK Instruction Single Step Address Match Address Break (Note 1)
EW1	Data flash	During auto-erasure (suspend enabled)  During auto-erasure	When an interrupt request is acknowledged, interrupt handling is executed. If the FMR22 bit is set to 1, the FMR21 bit is automatically set to 1. The flash memory suspends auto-erasure after td(SR-SUS). If erase-suspend is required while the FMR22 bit is set to 0, set the FMR 21 bit to 1 during interrupt handling. The flash memory suspends auto-programming after td(SR-SUS). While auto-erasure is being suspended, any block other than the block during auto-erasure execution can be read. Auto-erasure can be restarted by setting the FMR21 bit is set to 0.	When an interrupt request is acknowledged, interrupt handling is executed.  If erase-suspend is required, set the FMR 21 bit to 1 during interrupt handling. The flash memory suspends auto-erasure after td(SR-SUS).  While auto-erasure is being suspended, any block other than the block during auto-erasure execution can be read. Auto-erasure can be restarted by setting the FMR21 bit in the FMR2 register is set to 0 (erase restart).
		(suspend disabled or FMR22 = 0)  During auto-programming	performed.	or auto-programming is being
	Program ROM	During auto-erasure (suspend enabled)  During auto-erasure (suspend disabled or FMR22 = 0)	When an interrupt request is acknowledged, auto-erasure or auto-programming is forcibly stopped immediately and the flash memory is reset. Interrupt handling starts when the flash memory restarts after the fixed period.  Since the block during auto-erasure or the address during auto-programming is forcibly stopped, the normal value may not be read. After	Not usable during auto-erasure or auto-programming.
		During auto-programming	the flash memory restarts, execute auto-erasure again and ensure it completes normally.  The watchdog timer does not stop during the command operation, so interrupt requests may be generated. Initialize the watchdog timer regularly using the erase-suspend function.	

FMR21, FMR22: Bits in FMR2 register Note:

1. Do not use a non-maskable interrupt while block 0 is being auto-erased because the fixed vector is allocated in block 0.

#### 33.7.1.3 **How to Access**

To set one of the following bits to 1, first write 0 and then 1 immediately. Do not generate an interrupt between writing 0 and writing 1.

- The FMR01 or FMR02 bit in the FMR0 register
- The FMR13 bit in the FMR1 register
- The FMR20, FMR22, or FMR 27 bit in the FMR2 register

To set one of the following bits to 0, first write 1 and then 0 immediately. Do not generate an interrupt between writing 1 and writing 0.

• The FMR14, FMR15, FMR16, or FMR17 bit in the FMR1 register

### 33.7.1.4 **Rewriting User ROM Area**

In EW0 Mode, if the supply voltage drops while rewriting any block in which a rewrite control program is stored, it may not be possible to rewrite the flash memory because the rewrite control program cannot be rewritten correctly. In this case, use standard serial I/O mode.

## 33.7.1.5 Programming

Do not write additions to the already programmed address.

### **Entering Stop Mode or Wait Mode** 33.7.1.6

Do not enter stop mode or wait mode during erase-suspend.

When the FST7 in the FST register is set to 0 (busy (during programming or erasure execution), do not enter to stop mode or wait mode.

### 33.7.1.7 **Programming and Erasure Voltage for Flash Memory**

To perform programming and erasure, use VCC = 2.7 V to 5.5 V as the supply voltage. Do not perform programming and erasure at less than 2.7 V.

#### 33.7.1.8 **Block Blank Check**

Do not execute the block blank check command during erase-suspend.

# 34. Electrical Characteristics

# 34.1 Absolute Maximum Ratings

Table 34.1 Absolute Maximum Ratings

Symbol		Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage			-0.3 to 6.5	V
Vı	Input voltage	XIN	XIN-XOUT oscillation on (oscillation buffer ON) (1)	-0.3 to 1.65	V
		XIN	XIN-XOUT oscillation on (oscillation buffer OFF) (1)	-0.3 to Vcc + 0.3  -0.3 to VL2  VL1 to VL4  VL1 to VL4  VL3 to 6.5  -0.3 to Vcc + 0.3  -0.3 to Vcc + 0.3	V
		VL1		-0.3 to VL2	V
		VL2	R8C/L35A, R8C/L35B	VL1 to VL4	٧
			R8C/L36A, R8C/L36B, R8C/L38A, R8C/L38B, R8C/L3AA, R8C/L3AB	VL1 to VL3	V
		VL3		VL2 to VL4	V
		VL4		VL3 to 6.5	٧
		Other pins		-0.3 to Vcc + 0.3	V
Vo	Output voltage	XOUT	XIN-XOUT oscillation on (oscillation buffer ON) (1)	-0.3 to 1.65	V
		XOUT	XIN-XOUT oscillation on (oscillation buffer OFF) (1)	-0.3 to Vcc + 0.3	V
		VL1		-0.3 to VL2	V
		VL2	R8C/L35A, R8C/L35B	VL1 to VL4	V
			R8C/L36A, R8C/L36B, R8C/L38A, R8C/L38B, R8C/L3AA, R8C/L3AB	VL1 to VL3	V
		VL3		VL2 to VL4	٧
		VL4		-0.3 to 6.5	V
		CL1, CL2		-0.3 to 6.5	V
		COM0 to COM7		-0.3 to VL4	٧
		SEG0 to SEG55		-0.3 to VL4	V
		Other pins		-0.3 to Vcc + 0.3	V
Pd	Power dissipation		$-40^{\circ}C \leq T_{opr} \leq 85^{\circ}C$	500	mW
Topr	Operating ambi	ent temperature		-20 to 85 (N version) / -40 to 85 (D version)	°C
Tstg	Storage temper	ature		-65 to 150	°C

Note:

<sup>1.</sup> For the register settings for each operation, refer to 6. I/O Ports and 8. Clock Generation Circuit.

### **Recommended Operating Conditions** 34.2

Recommended Operating Conditions (VCC = 1.8 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless **Table 34.2** otherwise specified.)

Cymbal		П	oromotor.		Conditions		Standard		Lloit
Symbol		Р	arameter		Conditions	Min.	Тур.	Max.	Unit
	Supply voltage					1.8	_	5.5	V
Vss/AVss	Supply voltage					_	0	_	V
VIH	Input "H" voltage Other than CMOS input			4.0 V ≤ Vcc ≤ 5.5 V	0.8 Vcc	-	Vcc	V	
					2.7 V ≤ Vcc < 4.0 V	0.8 Vcc	-	Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0.9 Vcc	-	Vcc	V
		CMOS	Input level	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.5 Vcc	-	Vcc	V
		input	switching	: 0.35 Vcc	2.7 V ≤ Vcc < 4.0 V	0.55 Vcc	-	Vcc	V
			function		1.8 V ≤ Vcc < 2.7 V	0.65 Vcc	-	Vcc	V
			(I/O port)	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.65 Vcc	-	Vcc	V
				: 0.5 Vcc	2.7 V ≤ Vcc < 4.0 V	0.7 Vcc	-	Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0.8 Vcc	-	Vcc	V
				Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.85 Vcc	-	Vcc	V
				: 0.7 Vcc	2.7 V ≤ Vcc < 4.0 V	0.85 Vcc	-	Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0.85 Vcc	-	Vcc	V
VIL	Input "L" voltage	e Other than CMOS input		4.0 V ≤ Vcc ≤ 5.5 V	0	-	0.2 Vcc	V	
			2.7 V ≤ Vcc < 4.0 V	0	-	0.2 Vcc	V		
					1.8 V ≤ Vcc < 2.7 V	0	-	0.05 Vcc	V
		CMOS	Input level	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0	-	0.2 Vcc	V
		input	switching	: 0.35 Vcc	2.7 V ≤ Vcc < 4.0 V	0	-	0.2 Vcc	V
	function		1.8 V ≤ Vcc < 2.7 V	0	-	0.2 Vcc	V		
			(I/O port)	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0	=	0.4 Vcc	V
				: 0.5 Vcc	2.7 V ≤ Vcc < 4.0 V	0	-	0.3 Vcc	V
	Input level select		1.8 V ≤ Vcc < 2.7 V	0	-	0.2 Vcc	V		
		Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0	-	0.55 Vcc	٧		
		: 0.7 Vcc	: 0.7 Vcc	2.7 V ≤ Vcc < 4.0 V	0	-	0.45 Vcc	V	
					1.8 V ≤ Vcc < 2.7 V	0	-	0.35 Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of	all pins IOH(p	eak)		_	=	-160	mA
IOH(sum)	Average sum output "H" current	Sum of	all pins IOH(a	/g)		-	_	-80	mA
IOH(peak)	Peak output "H"	Port P1	0, P11 <sup>(2)</sup>			-	-	-40	mA
	current	Other p	ins			-	-	-10	mA
IOH(avg)	Average output		0, P11 <sup>(2)</sup>			-	-	-20	mA
	"H" current (1)	Other p				_	_	-5	mA
IOL(sum)	Peak sum output "L" current		all pins IOL(pe	eak)		-	-	160	mA
IOL(sum)	Average sum output "L" current	Sum of	all pins IOL(av	rg)		-	=	80	mA
IOL(peak)	Peak output "L"	Port P1	0, P11 <sup>(2)</sup>			-	-	40	mA
	current	Other p				_	_	10	mA
IOL(avg)	Average output		0, P11 <sup>(2)</sup>			_	-	20	mA
	"L" current (1)	Other p	,			_	_	5	mA
f(XIN)	XIN clock input of				2.7 V ≤ Vcc ≤ 5.5 V	<del> </del>	_	20	MHz
	, , , , ,		. ,		1.8 V ≤ Vcc < 2.7 V	_	_	5	MHz
f(XCIN)	XCIN clock input	oscillatio	n frequency		1.8 V ≤ Vcc ≤ 5.5 V	_	32.768	50	kHz
	System clock free		11.5.57		2.7 V ≤ Vcc ≤ 5.5 V	_	-	20	MHz
		,			1.8 V ≤ Vcc < 2.7 V	<del> </del>	_	5	MHz
f(BCLK)	CPU clock freque	ency			2.7 V ≤ Vcc ≤ 5.5 V	0	_	20	MHz
		•			1.8 V ≤ Vcc < 2.7 V	0	_	5	MHz

## Notes:

The average output current indicates the average value of current measured during 100 ms.
 This applies when the drive capacity of the output transistor is set to High by registers P10DRR and P11DRR. When the drive capacity is set to Low, the value of any other pin applies.




Figure 34.1 Ports P0 to P4, P5\_0 to P5\_3, P6, P7, P10, P11, P12\_0 to P12\_3, and P13 Timing Measurement Circuit

# 34.3 Peripheral Function Characteristics

Table 34.3 A/D Converter Characteristics (Vcc/AVcc = Vref = 2.2 to 5.5 V, Vss = 0 V, and Topr = -20 to  $85^{\circ}$ C (N version) / -40 to  $85^{\circ}$ C (D version), unless otherwise specified.)

Symbol	Parameter		Cond	itiono		Standard		Unit
Syllibol	Farameter		Cond	Conditions		Тур.	Max.	Offic
=	Resolution		Vref = AVCC		-	-	10	Bit
=	Absolute accuracy	10-bit mode	$V_{ref} = AV_{CC} = 5.0 V$	AN0 to AN19 input	_	_	±3	LSB
			Vref = AVCC = 3.3 V	AN0 to AN19 input	-	=	±5	LSB
			Vref = AVCC = 3.0 V	AN0 to AN19 input	-	=	±5	LSB
			Vref = AVCC = 2.2 V	AN0 to AN19 input	-	=	±5	LSB
		8-bit mode	Vref = AVCC = 5.0 V	AN0 to AN19 input	=	=	±2	LSB
			Vref = AVCC = 3.3 V	AN0 to AN19 input	=	=	±2	LSB
			Vref = AVCC = 3.0 V	AN0 to AN19 input	=	=	±2	LSB
			Vref = AVCC = 2.2 V	AN0 to AN19 input	=	=	±2	LSB
φAD	A/D conversion clock		$4.0 \le Vref = AVCC \le 5$ .	5 V (1)	2	=	20	MHz
			$3.2 \le V_{\text{ref}} = AV_{\text{CC}} \le 5.$	5 V <sup>(1)</sup>	2	-	16	MHz
			$2.7 \le V_{\text{ref}} = AV_{\text{CC}} \le 5.$	5 V <sup>(1)</sup>	2	-	10	MHz
			$2.2 \le V_{\text{ref}} = AV_{\text{CC}} \le 5.$	5 V <sup>(1)</sup>	2	_	5	MHz
=	Tolerance level impedance				=	3	-	kΩ
DNL	Differential non-linearity err	or			-	-	±1	LSB
tconv	Conversion time	10-bit mode	Vref = AVCC = $5.0 \text{ V}$ , $\phi$	AD = 20 MHz	2.15	-	_	μS
		8-bit mode	Vref = AVCC = $5.0 \text{ V}$ , $\phi$	AD = 20 MHz	2.15	-	_	μS
tsamp	Sampling time		φAD = 20 MHz		0.75	-	-	μS
lVref	Vref current		Vcc = 5 V, XIN = f1 =	φAD = 20 MHz	П	45	-	μΑ
Vref	Reference voltage				2.2	-	AVcc	V
VIA	Analog input voltage (2)				0	-	Vref	V

### Notes

- 1. When the CPU and flash memory stop, the A/D conversion result will be undefined.
- 2. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

**Table 34.4 D/A Converter Characteristics** (VCC/AVCC = Vref = 2.7 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Conditions		Unit		
Symbol	Farameter	Conditions	Min.	Тур.	Max.	Offic
_	Resolution		-	=	8	Bit
_	Absolute accuracy		-	=	2.5	LSB
tsu	Setup time		-	=	3	μS
Ro	Output resistor		-	6	-	kΩ
lVref	Reference power input current	(Note 1)	_		1.5	mA

### Note:

**Table 34.5 Comparator B Characteristics** (Vcc = 2.7 to 5.5 V and Topr = -20 to  $85^{\circ}$ C (N version) / -40 to  $85^{\circ}$ C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard			
Syllibol	Farameter	Condition	Min.	Тур.	Max.	Unit	
Vref	IVREF1, IVREF3 input reference voltage		0	_	Vcc - 1.4	V	
Vı	IVCMP1, IVCMP3 input voltage		-0.3	_	Vcc + 0.3	V	
-	Offset		=	5	100	mV	
td	Comparator output delay time (1)	Vı = Vref ± 100 mV	_	0.1	-	μS	
Ісмр	Comparator operating current	Vcc = 5.0 V	=	17.5	-	μΑ	

### Note:

<sup>1.</sup> This applies when one D/A converter is used and the value of the DAi register (i = 0 or 1) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included.

<sup>1.</sup> When the digital filter is disabled.

**Table 34.6** Flash Memory (Program ROM) Characteristics (VCC = 2.7 to 5.5 V and Topr = 0 to 60°C, unless otherwise specified.)

Cymhal	Devemeter	Conditions		Unit		
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
-	Program/erase endurance (1)		1,000 (2)	=	-	times
=	Byte program time		-	80	TBD	μS
_	Block erase time		=	0.3	TBD	S
td(SR-SUS)	Time delay from suspend request until suspend		_	-	5 + CPU clock × 3 cycles	ms
_	Interval from erase start/restart until following suspend request		33	_	_	ms
-	Suspend interval necessary for auto- erasure to complete		33	-	-	ms
_	Time from suspend until erase restart		=	-	30 + CPU clock × 1 cycle	μS
_	Program, erase voltage		2.7	-	5.5	V
_	Read voltage		1.8	-	5.5	V
=	Program, erase temperature		0	_	60	°C
_	Data hold time (6)	Ambient temperature = 55°C	20	_	_	year

1. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- 2. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 6. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 34.7 Flash Memory (Data flash Block A to Block D) Characteristics (Vcc = 2.7 to 5.5 V and Topr = -20 to  $85^{\circ}$ C (N version) / -40 to  $85^{\circ}$ C (D version), unless otherwise specified.)

Cumbal	Parameter	Conditions		Unit		
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
=	Program/erase endurance (1)		10,000 (2)	-	=	times
=	Byte program time (program/erase endurance ≤ 1,000 times)		=	160	TBD	μS
=	Byte program time (program/erase endurance > 1,000 times)		_	300	_	μS
-	Block erase time (program/erase endurance ≤ 1,000 times)		_	0.2	-	S
_	Block erase time (program/erase endurance > 1,000 times)		_	0.3	_	S
td(SR-SUS)	Time delay from suspend request until suspend		_	-	5 + CPU clock × 3 cycles	ms
_	Interval from erase start/restart until following suspend request		33	-	_	ms
_	Suspend interval necessary for auto- erasure to complete		33	-	_	ms
=	Time from suspend until erase restart		=	_	30 + CPU clock × 1 cycle	μS
_	Program, erase voltage		2.7	_	5.5	٧
_	Read voltage		1.8	_	5.5	V
=	Program, erase temperature		-20 <sup>(6)</sup>	_	85	°C
_	Data hold time (7)	Ambient temperature = 55 °C	20	_	-	year

## Notes:

- 1. Definition of programming/erasure endurance
  - The programming and erasure endurance is defined on a per-block basis.
  - If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
  - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 2. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 6. -40°C for D version.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 34.2 Time delay until Suspend

Table 34.8 Low-speed On-Chip Oscillator Circuit Characteristics (Vcc = 1.8 to 5.5 V and  $T_{opr} = -20$  to  $85^{\circ}$ C (N version) / -40 to  $85^{\circ}$ C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Ullit
fOCO-S	Low-speed on-chip oscillator frequency		112.5	125	137.5	kHz
_	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	-	30	100	μS
-	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	3	-	μΑ
fOCO-WDT	Low-speed on-chip oscillator frequency for the watchdog timer		60	125	250	kHz
_	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	=	30	100	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	2	-	μΑ

Table 34.9 Power Supply Circuit Characteristics (Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = 25°C, unless otherwise specified.)

Symbol	Parameter	Condition	Ç	t	Unit	
Symbol		Condition	Min.	Тур.	Max.	Offic
td(P-R)	Time for internal power supply stabilization during		=	=	2000	μS
	power-on (1)					

Note:

Table 34.10 LCD Drive Control Circuit Characteristics (Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Cymbol	Parameter	Condition		Standard		Unit
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
VLCD	LCD power supply voltage	VLCD = VL4	2.2	-	5.5	V
VL3	VL3 voltage		VL2	-	VL4	V
VL2	VL2 voltage	R8C/L35A, R8C/L35B	VL1	-	VL4	V
		R8C/L36A, R8C/L36B, R8C/L38A, R8C/L38B, R8C/L3AA, R8C/L3AB	VL1	_	VL3	٧
VL1	VL1 voltage		1	_	VL2	V
_	VL1 internally-generated voltage accuracy (1)		Setting voltage –0.4	Setting voltage	Setting voltage +0.4	V
f(FR)	Frame frequency		50	_	180	Hz
ILCD	LCD drive control circuit current		=	(Note 2)	=	μΑ

Notes:

# Table 34.11 Power-Off Mode Characteristics

(VCC = 2.2 to 5.5 V, VSS = 0 V, and  $T_{opr}$  = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Unit		
Symbol	i didilietei	Condition	Min.	Тур.	Max.	Offic
-	Power-off mode operating supply voltage		2.2	-	5.5	V

<sup>1.</sup> Waiting time until the internal power supply generation circuit stabilizes during power-on.

<sup>1.</sup> The voltage is selected with bits LVLS0 to LVLS3 in the LCR1 register.

<sup>2.</sup> Refer to Table 34.13 DC Characteristics (2), Table 34.15 DC Characteristics (4), and Table 34.17 DC Characteristics (6).

## 34.4 DC Characteristics

Table 34.12 DC Characteristics (1) [ $4.0 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$ ] (Topr =  $-20 \text{ to } 85^{\circ}\text{C}$  (N version) /  $-40 \text{ to } 85^{\circ}\text{C}$  (D version), unless otherwise specified.)

Symbol		Parameter	,	Condition		St	andard		Unit
Symbol		Parameter		Joriallion		Min.	Тур.	Max.	Unit
Vон	Output "H"	voltage	Port P10, P11 (1)	Vcc = 5V	lон = −20 mA	Vcc - 2.0	-	Vcc	V
			Other pins	Vcc = 5V	IOH = -5  mA	Vcc - 2.0	_	Vcc	V
Vol	Output "L" v	voltage	Port P10, P11 (1)	Vcc = 5V	IoL = 20 mA	=	-	2.0	V
			Other pins	Vcc = 5V	IoL = 5 mA	-	-	2.0	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, INT4, INT5, INT6, INT7, KI0, KI1, KI2, KI3, KI4, KI5, KI6, KI7, TRAIO, TRCIOA, TRCIOA, TRCIOA, TRDIOA0, TRDIOA0, TRDIOA0, TRDIOA0, TRDIOA1, TRDIOC1, TRDIOC1, TRDIOC1, TRDIOC1, TRDIOC1, TRDIOC1, TRCTRG, TRCCLK, TRGCLKA, TRGCLKA, TRGCLKA, TRGIOA, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO  RESET, WKUP0, WKUP1				0.1	1.0	-	>
Іін	Input "H" cu		VI = 5 V, Vcc = 5 V			_	-	5.0	μΑ
lıL	Input "L" cu		VI = 0 V, Vcc = 5 V			-		-5.0	μΑ
RPULLUP	Pull-up resi		VI = 0 V, Vcc = 5 V	1		25	50	100	kΩ
RfxIN	Feedback resistance	XIN				=	0.3	_	ΜΩ
RfXCIN	Feedback resistance	XCIN				_	14	=	ΜΩ
VRAM	RAM hold v	roltage	During stop mode			1.8	-	-	V

### Note:

<sup>1.</sup> This applies when the drive capacity of the output transistor is set to High by registers P10DRR and P11DRR. When the drive capacity is set to Low, the value of any other pin applies.

Table 34.13 DC Characteristics (2) [4.0 V  $\leq$  Vcc  $\leq$  5.5 V] (Topr = -20 to  $85^{\circ}$ C (N version) / -40 to  $85^{\circ}$ C (D version), unless otherwise specified.)

			F			С	ondition			S	tanda	rd	]
Symbol	Parameter			lation cuit XCIN	On-Chip Oscillator Low-Speed	CPU Clock	Low-Power- Consumption Setting	0	ther	Min.	Typ.	Max	Uni
Icc	Power supply	High- speed	20 MHz	Off	125 kHz	No division	-			-	7.0	15	mA
	current (1)	clock	16 MHz	Off	125 kHz	No division	-			-	5.6	12.5	mA
			10 MHz	Off	125 kHz	No division	-			-	3.6	-	mA
			20 MHz	Off	125 kHz	Divide- by-8	-			-	3.0	-	mA
			16 MHz	Off	125 kHz	Divide- by-8	-			-	2.2	-	mA
			10 MHz	Off	125 kHz	Divide- by-8	-			_	1.5	_	mA
		Low- speed on-chip oscillator mode	Off	Off	125 kHz	Divide- by-8	FMR27 = 1 VCA20 = 0			-	90	400	μА
		Low- speed clock	Off	32 kHz	Off	No division	FMR27 = 1 VCA20 = 0			-	100	400	μА
		mode	Off	32 kHz	Off	No division	FMSTP = 1 VCA20 = 0	Flash memory off Program operation	on RAM	-	55	-	μΑ
		Wait mode	Off	Off	125 kHz	-	VCA20 = 1	While a WAIT instru Peripheral clock ope		-	15	100	μА
			Off	Off	125 kHz	-	VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instru Peripheral clock off	ction is executed	-	4	90	μА
			Off	32 kHz	Off	_	VCA20 = 1 CM02 = 1 CM01 = 0	While a WAIT instruction is executed Peripheral clock off Timer RE operation in real-time clock		_	7	-	μА
							mode  LCD drive control circuit (5)  When the internal voltage multiplier is used	-	12	-	μА		
			Off	32 kHz	Off	-	VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instru Peripheral clock off Timer RE operation mode		-	3.5	_	μА
		Stop mode	Off	Off	Off	-	CM10 = 1	Topr = 25°C Peripheral clock off		-	2.0	5.0	μА
			Off	Off	Off	-	CM10 = 1	Topr = 85°C Peripheral clock off		-	15	-	μΑ
		Power- off mode	Off	Off	Off	-	-	Power-off 0 Topr = 25°C		-	0.02	0.2	μА
			Off	Off	Off	-	-	Power-off 0 Topr = 85°C		-	0.4	-	μА
			Off	32 kHz	Off	-	-	Power-off 1 Topr = 25°C		-	1.3	2.6	μА
			Off	32 kHz	Off	-	-	Power-off 1 Topr = 85°C		-	1.5	_	μА

- Vcc = 4.0 V to 5.5 V, single chip mode, output pins are open, and other pins are Vss. XIN is set to square wave input.
  Vcc = 5.0 V
  VLCD = Vcc, external division resistors are used for VL4 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open. The standard value does not include the current that flows through external division resistors.
  The internal voltage multiplier is used, bits LVLS3 to LVLS0 in the LCR1 register = 1011b, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open.

Table 34.14 DC Characteristics (3) [2.7 V  $\leq$  Vcc < 4.0 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Cumbal	Dor	ameter	Condition	· n	S	tandard		Unit
Symbol	Par	ameter	Conditio	on	Min.	Тур.	Max.	Unit
Vон	Output "H" voltage		Port P10, P11 (1)	IOH = -5  mA	Vcc - 0.5	-	Vcc	V
			Other pins	IOH = -1 mA	Vcc - 0.5	-	Vcc	V
Vol	Output "L" voltage		Port P10, P11 (1)	IoL = 5 mA	-	-	0.5	V
			Other pins	IoL = 1 mA	_	_	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, INT4, INT5, INT6, INT7, KIO, KI1, KI2, KI3, KI4, KI5, KI6, KI7, TRAIO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOAO, TRDIOBO, TRDIOCO, TRDIODO, TRDIOCO, TRDIODI, TRDIOC1, TRDIOD1, TRCTRG, TRCCLK, TRGCLKA, TRGCLKB, TRGIOA, TRGIOB, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO RESET, WKUP0, WKUP1			0.05	0.4	_	V
Іін	Input "H" current		VI = 3 V, Vcc = 3 V		-	_	5.0	μ <b>A</b>
lı∟	Input "L" current		VI = 0 V, Vcc = 3 V		=	=	-5.0	μ <b>A</b>
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 3 V		30	100	170	kΩ
RfXIN	Feedback resistance	XIN			=	0.3	-	MΩ
RfXCIN	Feedback resistance	XCIN			=	14	-	MΩ
VRAM	RAM hold voltage		During stop mode		1.8	-		V

### Note:

<sup>1.</sup> This applies when the drive capacity of the output transistor is set to High by registers P10DRR and P11DRR. When the drive capacity is set to Low, the value of any other pin applies.

Table 34.15 DC Characteristics (4) [2.7 V  $\leq$  Vcc < 4.0 V] (Topr = -20 to  $85^{\circ}$ C (N version) / -40 to  $85^{\circ}$ C (D version), unless otherwise specified.)

			-			С	ondition			S	tanda	rd	]
Symbol	Parameter		Cir	lation cuit	On-Chip Oscillator	CPU Clock	Low-Power- Consumption Setting	Oti	ner	Min.	Typ.	Max	Uni
Icc	Power	High-	XIN <sup>(2)</sup> 20 MHz	XCIN	Low-Speed 125 kHz	No	Setting			_	7.0	14.5	m/
ICC	supply	speed				division							
	current (1)	clock mode	10 MHz	Off	125 kHz	No division	_			-	3.6	10	mA
			20 MHz	Off	125 kHz	Divide- by-8	_			-	3.0	_	mA
			10 MHz	Off	125 kHz	Divide- by-8	_			-	1.5	-	mA
		Low- speed on-chip oscillator mode	Off	Off	125 kHz	Divide- by-8	FMR27 = 1 VCA20 = 0			-	85	390	μА
		Low- speed clock	Off	32 kHz	Off	No division	FMR27 = 1 VCA20 = 0				90	400	μА
		mode	Off	32 kHz	Off	No division	FMSTP = 1 VCA20 = 0	Flash memory off Program operation o	n RAM	-	50	-	μА
		Wait mode	Off	Off	125 kHz	-	VCA20 = 1	While a WAIT instruct Peripheral clock ope		-	15	90	μА
			Off	Off	125 kHz	-	VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruct Peripheral clock off	ction is executed	-	5	80	μА
			Off	32 kHz	Off	_	VCA20 = 1 CM02 = 1 CM01 = 0	Timer RE operation	LCD drive control circuit <sup>(4)</sup> When external division resistors are used	-	- 5	_	μА
			in mo	in real-time clock mode	LCD drive control circuit <sup>(5)</sup> When the internal voltage multiplier is used	-	11	_	μА				
			Off	32 kHz	Off	-	VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruct Peripheral clock off Timer RE operation i mode		-	3.5	_	μА
		Stop mode	Off	Off	Off	-	CM10 = 1	Topr = 25°C Peripheral clock off		-	2	5.0	μА
			Off	Off	Off	-	CM10 = 1	Topr = 85°C Peripheral clock off		-	13.0	-	μА
		Power- off mode	Off	Off	Off	-	_	Power-off 0 Topr = 25°C		-	0.02	0.2	μА
		on mode	Off	Off	Off	-	_	Power-off 0 Topr = 85°C		-	0.3	-	μА
			Off	32 kHz	Off	-	_	Power-off 1 Topr = 25°C		-	1.0	2.0	μА
			Off	32 kHz	Off	-	-	Power-off 1 Topr = 85°C		-	1.2	-	μА

## Notes:

1. 2. 3. 4.

Vcc = 2.7 V to 4.0 V, single chip mode, output pins are open, and other pins are Vss. XIN is set to square wave input.
Vcc = 3.0 V
VLCD = Vcc, external division resistors are used for VL4 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open. The standard value does not include the current that flows through external division resistors.
The internal voltage multiplier is used, bits LVLS3 to LVLS0 in the LCR1 register = 1011b, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open.

Table 34.16 DC Characteristics (5) [1.8 V  $\leq$  Vcc < 2.7 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Cumbal	Por	ameter	Conditio	n	St	andard		Unit
Symbol	Par	ameter	Conditio	n ·	Min.	Тур.	Max.	Unit
Vон	Output "H" voltage		Port P10, P11 (1)	IOH = -2  mA	Vcc - 0.5	=	Vcc	V
			Other pins	IOH = -1 mA	Vcc - 0.5	1	Vcc	V
Vol	Output "L" voltage		Port P10, P11 (1)	IoL = 2 mA	-	-	0.5	V
			Other pins	IoL = 1 mA	_	_	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, INT4, INT5, INT6, INT7, KIO, KI1, KI2, KI3, KI4, KI5, KI6, KI7, TRAIO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOAO, TRDIOBO, TRDIOCO, TRDIODO, TRDIOCO, TRDIODO, TRDIOC1, TRDIOD1, TRCTRG, TRCCLK, TRGCLKA, TRGCLKB, TRGIOA, TRGIOB, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO  RESET, WKUP0, WKUP1			0.05	0.4		V
Іін	Input "H" current	· · · · · · · · · · · · · · · · · · ·	VI = 1.8 V, Vcc = 1.8	V	-	-	4.0	μА
lıL	Input "L" current		VI = 0 V, Vcc = 1.8 V	1	_	_	-4.0	μА
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 1.8 V	1	60	160	420	kΩ
RfXIN	Feedback resistance	XIN	_		=	0.3	=	МΩ
RfXCIN	Feedback resistance	XCIN			_	14	_	ΜΩ
VRAM	RAM hold voltage		During stop mode		1.8	-	-	V

### Note:

<sup>1.</sup> This applies when the drive capacity of the output transistor is set to High by registers P10DRR and P11DRR. When the drive capacity is set to Low, the value of any other pin applies.

DC Characteristics (6) [1.8  $V \le Vcc < 2.7 V$ ] **Table 34.17** (Topr = -20 to  $85^{\circ}$ C (N version) / -40 to  $85^{\circ}$ C (D version), unless otherwise specified.)

						С	ondition			S	tanda	rd	
Symbol	Parameter			lation cuit XCIN	On-Chip Oscillator Low-Speed	CPU Clock	Low-Power- Consumption Setting	Otl	her	Min.	Typ.	Max	Un
Icc	Power supply	High- speed	5 MHz	Off	125 kHz	No division				-	2.2	-	m/
	current (1)	clock mode	5 MHz	Off	125 kHz	Divide- by-8	_			-	0.8	-	m/
		Low- speed on-chip oscillator mode	Off	Off	125 kHz	Divide- by-8	FMR27 = 1 VCA20 = 0			-	90	300	μΔ
		Low- speed clock	Off	32 kHz	Off	No division	FMR27 = 1 VCA20 = 0			-	90	400	μΑ
		mode	Off	32 kHz	Off	No division	FMSTP = 1 VCA20 = 0	Flash memory off Program operation o	n RAM	-	45	-	μА
		Wait mode	Off	Off	125 kHz	-	VCA20 = 1	While a WAIT instruct Peripheral clock ope	ration	-	15	90	μА
			Off	Off	125 kHz	_	VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruct Peripheral clock off	ction is executed	-	4	80	μА
			Off	32 kHz	Off	-	VCA20 = 1 CM02 = 1 CM01 = 0	= 1 instruction is circuit (4) = 0 executed When external Peripheral clock off Timer RE operation are used	-	4	-	μА	
								in real-time clock mode	LCD drive control circuit <sup>(5)</sup> When the internal voltage multiplier is used	_	11		μА
			Off	32 kHz	Off		VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruct Peripheral clock off Timer RE operation is mode		-	3.5	-	μА
		Stop mode	Off	Off	Off	-	CM10 = 1	Topr = 25°C Peripheral clock off		-	2.0	5.0	μА
			Off	Off	Off	-	CM10 = 1	Topr = 85°C Peripheral clock off		-	13	-	μА
		Power- off mode	Off	Off	Off	-	-	Power-off 0 Topr = 25°C		-	0.02	0.2	μА
			Off	Off	Off	-	_	Power-off 0 Topr = 85°C		-	0.3	_	μА
			Off	32 kHz	Off	_	_	Power-off 1 Topr = 25°C		_	0.8	1.6	μА
			Off	32 kHz	Off	_	-	Power-off 1 Topr = 85°C		-	1.1	_	μА

### Notes:

1. 2. 3. 4.

Vcc = 1.8 V to 2.7 V, single chip mode, output pins are open, and other pins are Vss. XIN is set to square wave input.
Vcc = 2.2 V
VLCD = Vcc, external division resistors are used for VL4 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open. The standard value does not include the current that flows through external division resistors.
The internal voltage multiplier is used, bits LVLS3 to LVLS0 in the LCR1 register = 1011b, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open.

## 34.5 AC Characteristics

Table 34.18 Timing Requirements of Clock Synchronous Serial I/O with Chip Select (Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to  $85^{\circ}$ C (N version) / -40 to  $85^{\circ}$ C (D version), unless otherwise specified.)

Cumbal	Doromoto		Conditions		Stand	ard	- Unit
Symbol	Paramete	r	Conditions	Min.	Тур.	Max.	Unit
tsucyc	SSCK clock cycle time	Э		4	-	=	tcyc (1)
tHI	SSCK clock "H" width			0.4	_	0.6	tsucyc
tLO	SSCK clock "L" width			0.4	_	0.6	tsucyc
trise	SSCK clock rising	Master		-	=	1	tcyc (1)
	time	Slave		-	1	1	μS
tfall	SSCK clock falling	Master		-	-	1	tcyc (1)
	time	Slave		-	1	1	μS
tsu	SSO, SSI data input s	etup time		100	-	=	ns
tH	SSO, SSI data input h	old time		1	=	=	tcyc (1)
tLEAD	SCS setup time	Slave		1tcyc + 50	_	-	ns
tlag	SCS hold time	Slave		1tcyc + 50	_	-	ns
top	SSO, SSI data output	delay time		-	-	1	tcyc (1)
tsa	SSI slave access time	)	2.7 V ≤ Vcc ≤ 5.5 V	-	1	1.5tcyc + 100	ns
			1.8 V ≤ Vcc < 2.7 V	=	-	1.5tcyc + 200	ns
tor	SSI slave out open tin	ne	2.7 V ≤ Vcc ≤ 5.5 V	=	-	1.5tcyc + 100	ns
			1.8 V ≤ Vcc < 2.7 V	=	=	1.5tcyc + 200	ns

Note:

1. 1tcyc = 1/f1(s)




Figure 34.3 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Master)




Figure 34.4 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Slave)




Figure 34.5 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Clock Synchronous Communication Mode)

Table 34.19 Timing Requirements of I $^2$ C bus Interface (1) (Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85 $^\circ$ C (N version) / -40 to 85 $^\circ$ C (D version), unless otherwise specified.)

Cumbal	Parameter	Condition	Sta	andard		Unit
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
tscl	SCL input cycle time		12tcyc + 600 (1)	=	-	ns
tsclh	SCL input "H" width		3tcyc + 300 <sup>(1)</sup>	=	=	ns
tscll	SCL input "L" width		5tcyc + 500 (1)	=	=	ns
<b>t</b> sf	SCL, SDA input fall time		=	-	300	ns
tsp	SCL, SDA input spike pulse rejection time		-	-	1tcyc (1)	ns
tBUF	SDA input bus-free time		5tcyc (1)	=	=	ns
tstah	Start condition input hold time		3tcyc (1)	=	-	ns
tstas	Retransmit start condition input setup time		3tcyc (1)	-	-	ns
tstop	Stop condition input setup time		3tcyc (1)	-	-	ns
tsdas	Data input setup time		1tcyc + 40 (1)	-	-	ns
tsdah	Data input hold time		10	-	-	ns

Note:

1. 1tcyc = 1/f1(s)




Figure 34.6 I/O Timing of I<sup>2</sup>C bus Interface

Table 34.20 Timing Requirements of XIN and XCIN (Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to  $85^{\circ}$ C (N version) / -40 to  $85^{\circ}$ C (D version), unless otherwise specified.)

Symbol	Parameter		Standard						
		Vcc = 2.2V,	Vcc = 2.2V, Topr = 25°C		Vcc = 3V, Topr = 25°C		Vcc = 5V, Topr = 25°C		
		Min.	Max.	Min.	Max.	Min.	Max.		
tc(XIN)	XIN input cycle time	200	-	50	-	50	-	ns	
twh(xin)	XIN input "H" width	90	-	24	-	24	-	ns	
twl(XIN)	XIN input "L" width	90	-	24	_	24	-	ns	
tc(XCIN)	XCIN input cycle time	14	-	14	_	14	-	μS	
twh(xcin)	XCIN input "H" width	7	-	7	-	7	-	μS	
tWL(XCIN)	XCIN input "L" width	7	-	7	-	7	_	μS	




Figure 34.7 Input Timing of XIN and XCIN

Table 34.21 Timing Requirements of TRAIO (VCC = 1.8 to 5.5 V, Vss = 0 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

	Parameter	Standard						
Symbol		Vcc = 2.2V, Topr = 25°C		Vcc = 3V, Topr = 25°C		Vcc = 5V, Topr = 25°C		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tc(TRAIO)	TRAIO input cycle time	500	=	300	=	100	=	ns
twh(traio)	TRAIO input "H" width	200	-	120	-	40	-	ns
tWL(TRAIO)	TRAIO input "L" width	200	=	120	-	40	-	ns




Figure 34.8 Input Timing of TRAIO

Table 34.22 Timing Requirements of Serial Interface (Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to  $85^{\circ}$ C (N version) / -40 to  $85^{\circ}$ C (D version), unless otherwise specified.)

	Parameter	Standard						
Symbol		Vcc = 2.2V, Topr = 25°C		Vcc = 3V, Topr = 25°C		Vcc = 5V, Topr = 25°C		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tc(CK)	CLKi input cycle time	800	-	300	=	200	-	ns
tw(ckh)	CLKi input "H" width	400	-	150	-	100	-	ns
tw(ckl)	CLKi input "L" width	400	-	150	-	100	-	ns
td(C-Q)	TXDi output delay time	=	200	=	80	=	50	ns
th(C-Q)	TXDi hold time	0	-	0	-	0	-	ns
tsu(D-C)	RXDi input setup time	150	-	70	-	50	-	ns
th(C-D)	RXDi input hold time	90	-	90	-	90	-	ns

i = 0 to 2




Figure 34.9 Input and Output Timing of Serial Interface

Table 34.23 Timing Requirements of External Interrupt  $\overline{\text{INTi}}$  (i = 0 to 7) and Key Input Interrupt  $\overline{\text{KIi}}$  (i = 0 to 7) (Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

	Parameter	Standard						
Symbol		Vcc = 2.2V, Topr = 25°C		Vcc = 3V, Topr = 25°C		Vcc = 5V, Topr = 25°C		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tw(INH)	INTi input "H" width, Kli input "H" width	1000 (1)	-	380 (1)	-	250 (1)	-	ns
tW(INL)	INTi input "L" width, Kli input "L" width	1000 (2)	=	380 (2)	-	250 (2)	-	ns

Notes:

- When selecting the digital filter by the NTi input filter select bit, use an NTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 34.10 Input Timing of External Interrupt INTi and Key Input Interrupt Kli

# 35. Usage Notes

#### 35.1 **Notes on Clock Generation Circuit**

#### 35.1.1 **Oscillation Stop Detection Function**

Since the oscillation stop detection function cannot be used when the XIN clock frequency is below 2 MHz, set bits OCD1 to OCD0 to 00b.

#### 35.1.2 **Oscillation Circuit Constants**

Consult the oscillator manufacturer to determine the optimal oscillation circuit constants for the user system.

#### 35.1.3 **XCIN Clock**

To use the XCIN clock, set the CM03 bit to 1 once and then set it to 0 (XCIN clock oscillates). To use the VL1 internally-generated voltage in the LCD drive control circuit, set the LVURS bit in the LCR1 register to 1 (VL1 internally-generated voltage) after the above setting.

### Notes on Using Pins P12\_0 and P12\_1 35.1.4

The P12\_0 pin is shared with the XIN pin, and the P12\_1 pin is shared with the XOUT pin. These pins cannot be used as I/O ports when using the XIN clock.

#### 35.2 **Notes on Power Control**

#### 35.2.1 **Stop Mode**

To enter stop mode, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) and then the CM10 bit in the CM1 register to 1 (stop mode). An instruction queue pre-reads 4 bytes from the instruction which sets the CM10 bit to 1 (stop mode) and the program stops.

Insert at least four NOP instructions following the JMP.B instruction after the instruction which sets the CM10 bit to 1.

• Program example to enter stop mode

BCLR 1, FMR0; CPU rewrite mode disabled

BSET 0, PRCR; Protect disabled

FSET I; Enable interrupt BSET 0, CM1; Stop mode

JMP.B LABEL\_001

LABEL\_001:

**NOP** 

NOP

**NOP NOP** 

### 35.2.2 **Wait Mode**

To enter wait mode by setting the CM30 bit to 1, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) before setting the CM30 bit to 1.

To enter wait mode with the WAIT instruction, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) and then execute the WAIT instruction. An instruction queue pre-reads 4 bytes from the WAIT instruction and the program stops. Insert at least four NOP instructions after the WAIT instruction.

• Program example to execute the WAIT instruction

BCLR 1, FMR0; CPU rewrite mode disabled

FSET I; Enable interrupt

WAIT; Wait mode

**NOP** 

**NOP** 

NOP

NOP

#### 35.2.3 **Power-Off Mode**

To enter power-off mode, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) and then access the POMCR0 register. A period of a few microseconds is required between accessing the POMCR0 register and entering power-off mode. As the CPU continues to operate during this period, insert the NOP and the WAIT instructions to stop the program.

• Program example to enter power-off mode (when timer RE and the low-speed clock is enabled)

BCLR 1, FMR0; CPU rewrite mode disabled

MOV. B #08H, POMCR0; Select power-off 0 and WKUP1 input enabled

MOV. B #88H, POMCR0; Fixed value

MOV. B #15H, POMCR0; Fixed value

MOV. B #92H, POMCR0; Fixed value

MOV. B #25H, POMCR0; Fixed value

NOP;

NOP;

NOP:

NOP; Enter power-off mode

WAIT; Wait mode

The operation after power-off mode is exited is the same as a normal reset sequence. When power-off mode is exited immediately after the MCU enters the mode, therefore, power consumption cannot be reduced because of the reset sequence and the program operation after a reset. Evaluate the interval between entering and exiting power-off mode fully at the system level.

### 35.2.4 Reducing Current

Write 00h to the POMCR0 register (address 0020h).

The power supply current may increase until 00h is written to this register.

Program example: MOV.B #00H, 0020H

## 35.3 Notes on Interrupts

## 35.3.1 Reading Address 00000h

Do not read address 00000h by a program. When a maskable interrupt request is acknowledged, the CPU reads interrupt information (interrupt number and interrupt request level) from 00000h in the interrupt sequence. At this time, the IR bit for the acknowledged interrupt is set to 0.

If address 00000h is read by a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts is set to 0. This may cause the interrupt to be canceled, or an unexpected interrupt to be generated.

## 35.3.2 SP Setting

Set a value in the SP before an interrupt is acknowledged. The SP is set to 0000h after a reset. If an interrupt is acknowledged before setting a value in the SP, the program may run out of control.

## 35.3.3 External Interrupt, Key Input Interrupt

Either the low-level width or high-level width shown in the Electrical Characteristics is required for the signal input to pins  $\overline{INT0}$  to  $\overline{INT7}$  and pins  $\overline{KI0}$  to  $\overline{KI7}$ , regardless of the CPU clock.

For details, refer to Table 34.23 Timing Requirements of External Interrupt  $\overline{INTi}$  (i = 0 to 7) and Key Input Interrupt  $\overline{KIi}$  (i = 0 to 7).

## 35.3.4 Changing Interrupt Sources

The IR bit in the interrupt control register may be set to 1 (interrupt requested) when the interrupt source changes. To use an interrupt, set the IR bit to 0 (no interrupt requested) after changing interrupt sources.

Changing interrupt sources as referred to here includes all factors that change the source, polarity, or timing of the interrupt assigned to a software interrupt number. Therefore, if a mode change of a peripheral function involves the source, polarity, or timing of an interrupt, set the IR bit to 0 (no interrupt requested) after making these changes. Refer to the descriptions of the individual peripheral functions for related interrupts.

Figure 35.1 shows a Procedure Example for Changing Interrupt Sources.




Figure 35.1 Procedure Example for Changing Interrupt Sources

### 35.3.5 **Rewriting Interrupt Control Register**

- (a) The contents of the interrupt control register can be rewritten only while no interrupt requests corresponding to that register are generated. If an interrupt request may be generated, disable the interrupt before rewriting the contents of the interrupt control register.
- (b) When rewriting the contents of the interrupt control register after disabling the interrupt, be careful to choose appropriate instructions.

## Changing any bit other than the IR bit

If an interrupt request corresponding to the register is generated while executing the instruction, the IR bit may not be set to 1 (interrupt requested), and the interrupt may be ignored. If this causes a problem, use one of the following instructions to rewrite the contents of the register:

AND, OR, BCLR, and BSET.

## Changing the IR bit

Depending on the instruction used, the IR bit may not be set to 0 (no interrupt requested). Use the MOV instruction to set the IR bit to 0.

(c) When using the I flag to disable an interrupt, set the I flag as shown in the sample programs below. Refer to (b) regarding rewriting the contents of interrupt control registers using the sample programs.

Examples 1 to 3 shows how to prevent the I flag from being set to 1 (interrupts enabled) before the contents of the interrupt control register are rewritten for the effects of the internal bus and the instruction queue buffer.

# Example 1: Use the NOP instructions to pause program until the interrupt control register is rewritten

INT SWITCH1:

FCLR ; Disable interrupts I

AND.B #00H,0056H ; Set the TRAIC register to 00h

NOP

**NOP** 

**FSET** ; Enable interrupts

## **Example 2:** Use a dummy read to delay the FSET instruction

INT SWITCH2:

FCLR ; Disable interrupts

AND.B #00H,0056H ; Set the TRAIC register to 00h

MOV.W MEM.R0 ; Dummy read **FSET** ; Enable interrupts

### **Example 3:** Use the POPC instruction to change the I flag

INT\_SWITCH3:

PUSHC FLG

**FCLR** I ; Disable interrupts

AND.B #00H,0056H ; Set the TRAIC register to 00h

POPC FLG ; Enable interrupts

#### 35.4 Notes on ID Code Areas

#### 35.4.1 Setting Example of ID Code Areas

The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. The following shows a setting example.

• To set 55h in all of the ID code areas

.org 00FFDCH

.lword dummy | (55000000h) ; UND .lword dummy | (55000000h) ; INTO

.lword dummy; BREAK

.lword dummy | (55000000h) ; ADDRESS MATCH .lword dummy | (55000000h) ; SET SINGLE STEP

.lword dummy | (55000000h) ; WDT

.lword dummy | (55000000h) ; ADDRESS BREAK

.lword dummy | (55000000h); RESERVE

(Programming formats vary depending on the compiler. Check the compiler manual.)

## 35.5 Notes on Option Function Select Area

# 35.5.1 Setting Example of Option Function Select Area

The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. The following shows a setting example.

• To set FFh in the OFS register

.org 00FFFCH

.lword reset | (0FF000000h); RESET

(Programming formats vary depending on the compiler. Check the compiler manual.)

• To set FFh in the OFS2 register

.org 00FFDBH

.byte 0FFh

(Programming formats vary depending on the compiler. Check the compiler manual.)

#### 35.6 Notes on DTC

#### 35.6.1 DTC activation source

- Do not generate any DTC activation sources before entering wait mode or during wait mode.
- Do not generate any DTC activation sources before entering stop mode or during stop mode.

## 35.6.2 DTCENi (i = 0 to 6) Registers

- Modify bits DTCENi0 to DTCENi7 only while an interrupt request corresponding to the bit is not generated.
- When the interrupt source flag in the status register for the peripheral function is 1, do not modify the corresponding activation source bit among bits DTCENi0 to DTCENi7.
- Do not access the DTCENi register using a DTC transfer.

#### 35.6.3 Peripheral Modules

- Do not set the status register bit for the peripheral function to 0 using a DTC transfer.
- When the DTC activation source is SSU/I<sup>2</sup>C bus receive data full, read the SSRDR register/the ICDRR register using a DTC transfer.

The RDRF bit in the SSSR register/the ICSR register is set to 0 (no data in SSRDR/ICDRR register) by reading the SSRDR register/the ICDRR register.

However, the RDRF bit is not set to 0 by reading the SSRDR register/the ICDRR register when the DTC data transfer setting is either of the following:

- Transfer causing the DTCCTj (j = 0 to 23) register value to change from 1 to 0 in normal mode
- Transfer causing the DTCCRj register value to change from 1 to 0 while the RPTINT bit in the DTCCRj register is 1 (interrupt generation enabled) in repeat mode.
- When the DTC activation source is SSU/I<sup>2</sup>C bus transmit data empty, write to the SSTDR register/the ICDRT register using a DTC transfer. The TDRE bit in the SSSR register/the ICSR register is set to 0 (data is not transferred from registers SSTDR/ICDRT to SSTRSR/ICDRS) by writing to the SSTDR register/the ICDRT register.

## 35.6.4 Interrupt Request

No interrupt is generated for the CPU during DTC operation in any of the following cases:

- When the DTC activation source is SSU/I<sup>2</sup>C transmit data empty or flash ready status
- When performing the data transfer causing the DTCCTj (j = 0 to 23) register value to change to 0 in normal mode
- When performing the data transfer causing the DTCCRj register value to change to 0 while the RPTINT bit in the DTCCRj register is 1 (interrupt generation enabled) in repeat mode

#### 35.7 Notes on Timer RA

- Timer RA stops counting after a reset. Set the values in the timer RA and timer RA prescalers before the count starts.
- Even if the prescaler and timer RA are read out in 16-bit units, these registers are read 1 byte at a time in the MCU. Consequently, the timer value may be updated during the period when these two registers are being read.
- In pulse width measurement mode and pulse period measurement mode, bits TEDGF and TUNDF in the TRACR register can be set to 0 by writing 0 to these bits by a program. However, these bits remain unchanged if 1 is written. When using the READ-MODIFY-WRITE instruction for the TRACR register, the TEDGF or TUNDF bit may be set to 0 although these bits are set to 1 while the instruction is being executed. In this case, write 1 to the TEDGF or TUNDF bit which is not supposed to be set to 0 with the MOV instruction.
- When changing to pulse period measurement mode from another mode, the contents of bits TEDGF and TUNDF are undefined. Write 0 to bits TEDGF and TUNDF before the count starts.
- The TEDGF bit may be set to 1 by the first timer RA prescaler underflow generated after the count starts.
- When using the pulse period measurement mode, leave two or more periods of the timer RA prescaler immediately after the count starts, then set the TEDGF bit to 0.
- The TCSTF bit remains 0 (count stops) for zero or one cycle of the count source after setting the TSTART bit to 1 (count starts) while the count is stopped.

During this time, do not access registers associated with timer RA  $^{(1)}$  other than the TCSTF bit. Timer RA starts counting at the first active edge of the count source after the TCSTF bit is set to 1 (during count operation). The TCSTF bit remains 1 for zero or one cycle of the count source after setting the TSTART bit to 0 (count stops) while the count is in progress. Timer RA counting is stopped when the TCSTF bit is set to 0.

During this time, do not access registers associated with timer RA (1) other than the TCSTF bit.

#### Note:

- Registers associated with timer RA: TRACR, TRAIOC, TRAMR, TRAPRE, and TRA
- When the TRAPRE register is continuously written during count operation (TCSTF bit is set to 1), allow three or more cycles of the count source clock for each write interval.
- When the TRA register is continuously written during count operation (TCSTF bit is set to 1), allow three or more cycles of the prescaler underflow for each write interval.

#### 35.8 Notes on Timer RB

- Timer RB stops counting after a reset. Set the values in the timer RB and timer RB prescalers before the count starts.
- Even if the prescaler and timer RB is read out in 16-bit units, these registers are read 1 byte at a time in the MCU. Consequently, the timer value may be updated during the period when these two registers are being read.
- In programmable one-shot generation mode and programmable wait one-shot generation mode, when setting the TSTART bit in the TRBCR register to 0 (count stops) or setting the TOSSP bit in the TRBOCR register to 1 (one-shot stops), the timer reloads the value of reload register and stops. Therefore, in programmable one-shot generation mode and programmable wait one-shot generation mode, read the timer count value before the timer stops.
- The TCSTF bit remains 0 (count stops) for one or two cycles of the count source after setting the TSTART bit to 1 (count starts) while the count is stopped.

During this time, do not access registers associated with timer RB <sup>(1)</sup> other than the TCSTF bit. Timer RB starts counting at the first active edge of the count source after the TCSTF bit is set to 1 (during count operation). The TCSTF bit remains 1 for one or two cycles of the count source after setting the TSTART bit to 0 (count

stops) while the count is in progress. Timer RB counting is stopped when the TCSTF bit is set to 0.

During this time, do not access registers associated with timer RB (1) other than the TCSTF bit.

#### Note:

- 1. Registers associated with timer RB: TRBCR, TRBOCR, TRBIOC, TRBMR, TRBPRE, TRBSC, and TRBPR
- When the TSTOP bit in the TRBCR register is set to 1 during timer operation, timer RB stops immediately.
- When 1 is written to the TOSST or TOSSP bit in the TRBOCR register, the value of the TOSSTF bit changes after one or two cycles of the count source have elapsed. When 1 is written to the TOSSP bit during the period between when 1 is written to the TOSST bit and when the TOSSTF bit is set to 1, the TOSSTF bit may be set to either 0 or 1 depending on the content state. Likewise, when 1 is written to the TOSST bit during the period between when 1 is written to the TOSSP bit and when the TOSSTF bit is set to 0, the TOSSTF bit may be set to either 0 or 1.

#### 35.8.1 Timer Mode

To write to registers TRBPRE and TRBPR during count operation (TCSTF bit in the TRBCR register is set to 1), note the following:

- When the TRBPRE register is written continuously, allow three or more cycles of the count source for each write interval.
- When the TRBPR register is written continuously, allow three or more cycles of the prescaler underflow for each write interval.

#### 35.8.2 Programmable Waveform Generation Mode

To write to registers TRBPRE and TRBPR during count operation (TCSTF bit in the TRBCR register is set to 1), note the following:

- When the TRBPRE register is written continuously, allow three or more cycles of the count source for each write interval.
- When the TRBPR register is written continuously, allow three or more cycles of the prescaler underflow for each write interval.

#### 35.8.3 **Programmable One-Shot Generation Mode**

To write to registers TRBPRE and TRBPR during count operation (TCSTF bit in the TRBCR register is set to 1), note the following:

- When the TRBPRE register is written continuously during count operation, allow three or more cycles of the count source for each write interval.
- When the TRBPR register is written continuously during count operation, allow three or more cycles of the prescaler underflow for each write interval.

#### 35.8.4 **Programmable Wait One-shot Generation Mode**

To write to registers TRBPRE and TRBPR during count operation (TCSTF bit in the TRBCR register is set to 1), note the following:

- When the TRBPRE register is written continuously, allow three or more cycles of the count source for each write interval.
- When the TRBPR register is written continuously, allow three or more cycles of the prescaler underflow for each write interval.

#### 35.9 Notes on Timer RC

#### 35.9.1 TRC Register

• The following note applies when the CCLR bit in the TRCCR1 register is set to 1 (TRC register cleared by compare match with TRCGRA register).

When using a program to write a value to the TRC register while the TSTART bit in the TRCMR register is set to 1 (count starts), ensure that the write does not overlap with the timing with which the TRC register is set to 0000h.

If the timing of the write to the TRC register and the setting of the TRC register to 0000h coincide, the write value will not be written to the TRC register and the TRC register will be set to 0000h.

• Reading from the TRC register immediately after writing to it can result in the value previous to the write being read out. To prevent this, execute the JMP.B instruction between the read and the write instructions.

Program Example MOV.W #XXXXh, TRC ;Write

JMP.B L1 ;JMP.B instruction

L1: MOV.W TRC,DATA ;Read

## 35.9.2 TRCSR Register

Reading from the TRCSR register immediately after writing to it can result in the value previous to the write being read out. To prevent this, execute the JMP.B instruction between the read and the write instructions.

Program Example MOV.B #XXh, TRCSR ;Write

JMP.B L1 ;JMP.B instruction

L1: MOV.B TRCSR,DATA ;Read

## 35.9.3 Count Source Switching

• Stop the count before switching the count source. Switching procedure

- (1) Set the TSTART bit in the TRCMR register to 0 (count stops).
- (2) Change the settings of bits TCK2 to TCK0 in the TRCCR1 register.

#### 35.9.4 Input Capture Function

- The pulse width of the input capture signal should be set to three cycles or more of the timer RC operation clock (refer to **Table 19.1 Timer RC Operating Clocks**).
- The value of the TRC register is transferred to the TRCGRj register one or two cycles of the timer RC operation clock after the input capture signal is input to the TRCIOj (j = A, B, C, or D) pin (when the digital filter function is not used).

#### 35.9.5 TRCMR Register in PWM2 Mode

When the CSEL bit in the TRCCR2 register is set to 1 (count stops at compare match with the TRCGRA register), do not set the TRCMR register at compare match timing of registers TRC and TRCGRA.

#### 35.10 Notes on Timer RD

## 35.10.1 TRDSTR Register

- Set the TRDSTR register using the MOV instruction.
- When the CSELi (i = 0 or 1) is set to 0 (count stops at compare match between registers TRDi and TRDGRAi), the count does not stop and the TSTARTi bit remains unchanged even if 0 (count stops) is written to the TSTARTi bit.

When the CSELi bit is set to 0, write 0 to the TSTARTi bit to change other bits without changing the TSTARTi bit.

To stop counting by a program, write 0 to the TSTARTi bit after setting the CSELi bit to 1. If 1 is written to the CSELi bit and 0 is written to the TSTARTi bit is set to 0 at the same time (with one instruction), the count cannot be stopped.

• Table 35.1 lists the TRDIOji (j = A, B, C, or D) Pin Output Level when Count Stops while the TRDIOji (j = A, B, C, or D) pin is used for the timer RD output.

**Table 35.1** TRDIOji (j = A, B, C, or D) Pin Output Level when Count Stops

Stopping Count	TRDIOji Pin Output when Count Stops
When the CSELi bit is set to 1, write 0 to the TSTARTi bit and the count stops.	Holds the output level immediately before the count stops.
When the CSELi bit is set to 0, the count stops at compare match between registers TRDi and TRDGRAi.	Holds the output level after the output changes by the compare match.

## 35.10.2 TRDi Register (i = 0 or 1)

• When writing the value to the TRDi register by a program while the TSTARTi bit in the TRDSTR register is set to 1 (count starts), avoid overlapping with the timing for setting the TRDi register to 0000h, and then

If the timing for setting the TRDi register to 0000h overlaps with the timing for writing the value to the TRDi register, the value is not written and the TRDi register is set to 0000h.

These precautions are applicable when selecting the following by bits CCLR2 to CCLR0 in the TRDCRi register.

- 001b (Clear by the TRDi register at compare match with the TRDGRAi register.)
- 010b (Clear by the TRDi register at compare match with the TRDGRBi register.)
- 011b (Synchronous clear)
- 101b (Clear by the TRDi register at compare match with the TRDGRCi register.)
- 110b (Clear by the TRDi register at compare match with the TRDGRDi register.)
- When writing the value to the TRDi register and continuously reading the same register, the value before writing may be read. In this case, execute the JMP.B instruction between the writing and reading.

Program example	MO	OV.W	#XXXXh, TRD0	;Write
	JM	P.B 1	L1	;JMP.B
L	1: MC	OV.W	TRD0,DATA	;Read

#### 35.10.3 TRDSRi Register (i = 0 or 1)

When writing the value to the TRDSRi register and continuously reading the same register, the value before writing may be read. In this case, execute the JMP.B instruction between the writing and reading.

Program example	MOV.B	#XXh, TRDSR0	;Write
	JMP.B	L1	;JMP.B
L1:	MOV.B	TRDSR0.DATA	:Read

## 35.10.4 Count Source Switching

- Switch the count source after the count stops. Switching procedure
- (1) Set the TSTARTi (i = 0 or 1) bit in the TRDSTR register to 0 (count stops).
- (2) Change bits TCK2 to TCK0 in the TRDCRi register.

## 35.10.5 Input Capture Function

- The pulse width of the input capture signal should be set to three or more cycles of the timer RD operating clock (refer to **Table 20.1 Timer RD Operating Clocks**).
- The value of the TRDi register is transferred to the TRDGRji register two or three cycles of the timer RD operating clock after the input capture signal is applied to the TRDIOji pin (i = 0 or 1, j = either A, B, C, or D) (when the digital filter is not used).

## 35.10.6 Reset Synchronous PWM Mode

- When reset synchronous PWM mode is used for motor control, make sure OLS0 = OLS1.
- Set to reset synchronous PWM mode by the following procedure: Switching procedure
- (1) Set the TSTART0 bit in the TRDSTR register to 0 (count stops).
- (2) Set bits CMD1 to CMD0 in the TRDFCR register to 00b (timer mode, PWM mode, and PWM3 mode).
- (3) Set bits CMD1 to CMD0 to 01b (reset synchronous PWM mode).
- (4) Set the other registers associated with timer RD again.

## 35.10.7 Complementary PWM Mode

- When complementary PWM mode is used for motor control, make sure OLS0 = OLS1.
- Change bits CMD1 to CMD0 in the TRDFCR register in the following procedure.

Switching procedure: When setting to complementary PWM mode (including re-set), or changing the transfer timing from the buffer register to the general register in complementary PWM mode.

- (1) Set both the TSTART0 and TSTART1 bits in the TRDSTR register to 0 (count stops).
- (2) Set bits CMD1 to CMD0 in the TRDFCR register to 00b (timer mode, PWM mode, and PWM3 mode).
- (3) Set bits CMD1 to CMD0 to 10b or 11b (complementary PWM mode).
- (4) Set the registers associated with other timer RD again.

Switching procedure: When stopping complementary PWM mode

- (1) Set both the TSTART0 and TSTART1 bits in the TRDSTR register to 0 (count stops).
- (2) Set bits CMD1 to CMD to 00b (timer mode, PWM mode, and PWM3 mode).
- Do not write to TRDGRA0, TRDGRB0, TRDGRA1, or TRDGRB1 register during operation. When changing the PWM waveform, transfer the values written to registers TRDGRD0, TRDGRC1, and TRDGRD1 to registers TRDGRB0, TRDGRA1, and TRDGRB1 using the buffer operation. However, to write data to the TRDGRD0, TRDGRC1, or TRDGRD1 register, set bits BFD0, BFC1, and BFD1 to 0 (general register). After this, bits BFD0, BFC1, and BFD1 may be set to 1 (buffer register). The PWM period cannot be changed.
- If the value set in the TRDGRA0 register is assumed to be m, the TRD0 register counts m-1, m, m+1, m, m-1, in that order, when changing from increment to decrement operation.

When changing from m to m+1, the IMFA bit is set to 1. Also, bits CMD1 to CMD0 in the TRDFCR register are set to 11b (complementary PWM mode, buffer data transferred at compare match between registers TRD0 and TRDGRA0), the content of the buffer registers (TRDGRD0, TRDGRC1, and TRDGRD1) is transferred to the general registers (TRDGRB0, TRDGRA1, and TRDGRB1).

During m+1, m, and m-1 operation, the IMFA bit remains unchanged and data are not transferred to registers such as the TRDGRA0 register.




Figure 35.2 Operation at Compare Match between Registers TRD0 and TRDGRA0 in Complementary PWM Mode

• The TRD1 register counts 1, 0, FFFFh, 0, 1, in that order, when changing from decrement to increment operation.

The UDF bit is set to 1 when changing between 1, 0, and FFFFh operation. Also, when bits CMD1 to CMD0 in the TRDFCR register are set to 10b (complementary PWM mode, buffer data transferred at underflow in the TRD1 register), the content of the buffer registers (TRDGRD0, TRDGRC1, and TRDGRD1) is transferred to the general registers (TRDGRB0, TRDGRA1, and TRDGRB1). During FFFFh, 0, 1 operation, data are not transferred to registers such as the TRDGRB0 register. Also, at this time, the OVF bit remains unchanged.




Figure 35.3 Operation when TRD1 Register Underflows in Complementary PWM Mode

• Using bits CMD1 to CMD0, select the timing of data transfer from the buffer register to the general register. However, transfer takes place with the following timing in spite of the values of bits CMD1 to CMD0 in the following cases:

Buffer register value ≥ TRDGRA0 register value:

Transfer takes place at underflow of the TRD1 register.

After this, when the buffer register is set to 0001h or above and a value smaller than the value of the TRDGRA0 register, and the TRD1 register underflows for the first time after setting, the value is transferred to the general register. After that, the value is transferred with the timing selected by bits CMD1 to CMD0.




Figure 35.4 Operation when Buffer Register Value ≥ TRDGRA0 Register Value in Complementary PWM Mode

When the value of the buffer register is set to 0000h:

Transfer takes place at compare match between registers TRD0 and TRDGRA0.

After this, when the buffer register is set to 0001h or above and a value than smaller the value of the TRDGRA0 register, and a compare match occurs between registers TRD0 and TRDGRA0 for the first time after setting, the value is transferred to the general register. After that, the value is transferred with the timing selected by bits CMD0 and CMD1.




Figure 35.5 Operation when Buffer Register Value Is Set to 0000h in Complementary PWM Mode

#### 35.11 Notes on Timer RE

#### 35.11.1 Reset

A reset input does not reset the timer RE data registers that store data of seconds, minutes, hours, and days of the week. This requires the initial setting of all registers after power on.

## 35.11.2 Starting and Stopping Count

Timer RE has the TSTART bit for instructing the count to start or stop, and the TCSTF bit, which indicates count start or stop. Bits TSTART and TCSTF are in the TRECR1 register.

When the TSTART bit is set to 1 (count starts), timer RE starts counting and the TCSTF bit is set to 1 (count starts). It takes up to two cycles of the count source until the TCSTF bit is set to 1 after setting the TSTART bit to 1. During this time, do not access registers associated with timer RE (1) other than the TCSTF bit.

Similarly, when the TSTART bit is set to 0 (count stops), timer RE stops counting and the TCSTF bit is set to 0 (count stops). It takes the time for up to two cycles of the count source until the TCSTF bit is set to 0 after setting the TSTART bit to 0. During this time, do not access registers associated with timer RE other than the TCSTF bit.

#### Note:

 Registers associated with timer RE: TRESEC, TREMIN, TREHR, TREWK, TRECR1, TRECR2, and TRECSR

#### 35.11.3 Register Setting

Write to the following registers or bits while timer RE is stopped.

- Registers TRESEC, TREMIN, TREHR, TREWK, and TRECR2
- Bits H12\_H24, PM, and INT in the TRECR1 register
- Bits RCS0 to RCS3 in the TRECSR register

Timer RE is stopped while bits TSTART and TCSTF in the TRECR1 register are set to 0 (timer RE stopped).

Set all above-mentioned registers and bits (immediately before timer RE count starts) before setting the TRECR2 register.

Figure 35.6 shows a Setting Example in Real-Time Clock Mode.




Figure 35.6 Setting Example in Real-Time Clock Mode

#### 35.11.4 Time Reading Procedure in Real-Time Clock Mode

In real-time clock mode, read registers TRESEC, TREMIN, TREHR, and TREWK when time data is updated and read the PM bit in the TRECR1 register when the BSY bit is set to 0 (data is not being updated).

When reading several registers, an incorrect time will be read if data is updated before another register is read after reading any register.

In order to prevent this, use the reading procedure shown below.

#### • Using an interrupt

Read necessary contents of registers TRESEC, TREMIN, TREHR, and TREWK and the PM bit in the TRECR1 register in the timer RE interrupt routine.

#### Monitoring with a program 1

Monitor the IR bit in the TREIC register with a program and read necessary contents of registers TRESEC, TREMIN, TREHR, and TREWK and the PM bit in the TRECR1 register after the IR bit in the TREIC register is set to 1 (timer RE interrupt request generated).

- Monitoring with a program 2
- (1) Monitor the BSY bit.
- (2) Monitor until the BSY bit is set to 0 after the BSY bit is set to 1 (approximately 62.5 ms while the BSY bit is set to 1).
- (3) Read necessary contents of registers TRESEC, TREMIN, TREHR, and TREWK and the PM bit in the TRECR1 register after the BSY bit is set to 0.
- Using read results if they are the same value twice
- (1) Read necessary contents of registers TRESEC, TREMIN, TREHR, and TREWK and the PM bit in the TRECR1 register.
- (2) Read the same register as (1) and compare the contents.
- (3) Recognize as the correct value if the contents match. If the contents do not match, repeat until the read contents match with the previous contents.

Also, when reading several registers, read them as continuously as possible.

#### 35.12 Notes on Timer RG

## 35.12.1 Phase Difference, Overlap, and Pulse Width in Phase Counting Mode

The phase difference and overlap between the external input signals from pins TRGCLKA and TRGCLKB should be 1.5 f1 or more, respectively. The pulse width should be 2.5 f1 or more. Figure 35.7 shows the Phase Difference, Overlap, and Pulse Width in Phase Counting Mode.




Figure 35.7 Phase Difference, Overlap, and Pulse Width in Phase Counting Mode

## 35.12.2 Timer RG Counter (TRG)

When writing to the TRG register or TRGCR register, make sure the TSTART bit in the TRGMR register to 0 (count stops).

## 35.13 Notes on Serial Interface (UARTi (i = 0 or 1))

• When reading data from the UiRB (i = 0 or 1) register either in clock synchronous serial I/O mode or in clock asynchronous serial I/O mode, always read data in 16-bit units.

When the high-order byte of the UiRB register is read, bits PER and FER in the UiRB register and the RI bit in the UiC1 register are set to 0.

To check receive errors, read the UiRB register and then use the read data.

Program example to read the receive buffer register:

MOV.W 00A6H,R0 ; Read the U0RB register

• When writing data to the UiTB register in clock asynchronous serial I/O mode with 9-bit transfer data length, write data to the high-order byte first and then the low-order byte, in 8-bit units.

Program example to write to the transmit buffer register:

MOV.B #XXH,00A3H ; Write to the high-order byte of the U0TB register MOV.B #XXH,00A2H ; Write to the low-order byte of the U0TB register

## 35.14 Notes on Serial Interface (UART2)

#### 35.14.1 Clock Synchronous Serial I/O Mode

### 35.14.1.1 Transmission/Reception

When the  $\overline{RTS}$  function is used with an external clock, the  $\overline{RTS2}$  pin outputs a low-level signal, which informs the transmitting side that the MCU is ready for a receive operation. The RTS2 pin outputs a high-level signal when a receive operation starts. Therefore, the transmit timing and receive timing can be synchronized by connecting the RTS2 pin to the CTS2 pin of the transmitting side. The RTS function is disabled when an internal clock is selected.

#### 35.14.1.2 Transmission

If an external clock is selected, the following conditions must be met while the external clock is held high when the CKPOL bit in the U2C0 register is set to 0 (transmit data output at the falling edge and receive data input at the rising edge of the transfer clock), or while the external clock is held low when the CKPOL bit is set to 1 (transmit data output at the rising edge and receive data input at the falling edge of the transfer clock).

- The TE bit in the U2C1 register is set to 1 (transmission enabled).
- The TI bit in the U2C1 register is set to 0 (data in the U2TB register).
- If the  $\overline{\text{CTS}}$  function is selected, input to the  $\overline{\text{CTS2}}$  pin is low.

#### 35.14.1.3 Reception

In clock synchronous serial I/O mode, the shift clock is generated by activating the transmitter. Set the UART2associated registers for transmission even if the MCU is used for reception only. Dummy data is output from the TXD2 pin during reception.

When an internal clock is selected, the shift clock is generated by setting the TE bit in the U2C1 register to 1 (transmission enabled) and setting dummy data in the U2TB register. When an external clock is selected, the shift clock is generated by setting the TE bit to 1 (transmission enabled), setting dummy data in the U2TB register, and inputting an external clock.

If data is received consecutively, an overrun error occurs when the RE bit in the U2C1 register is set to 1 (data in the U2RB register) and the next receive data is received in the UART2 receive register. Then, the OER bit in the U2RB register is set to 1 (overrun error). At this time, the U2RB register value is undefined. If an overrun error occurs, the IR bit in the S2RIC register remains unchanged.

To receive data consecutively, set dummy data in the low-order byte in the U2TB register per each receive operation.

If an external clock is selected, the following conditions must be met while the external clock is held high when the CKPOL bit is set to 0, or while the external clock is held low when the CKPOL bit is set to 1.

- The RE bit in the U2C1 register is set to 1 (reception enabled).
- The TE bit in the U2C1 register is set to 1 (transmission enabled).
- The TI bit in the U2C1 register is set to 0 (data in the U2TB register).

## 35.14.2 Clock Asynchronous Serial I/O (UART) Mode

## 35.14.2.1 Transmission/Reception

When the  $\overline{RTS}$  function is used with an external clock, the  $\overline{RTS2}$  pin outputs a low-level signal, which informs the transmitting side that the MCU is ready for a receive operation. The  $\overline{RTS2}$  pin outputs a high-level signal when a receive operation starts. Therefore, the transmit timing and receive timing can be synchronized by connecting the  $\overline{RTS2}$  pin to the  $\overline{CTS2}$  pin of the transmitting side. The  $\overline{RTS}$  function is disabled when an internal clock is selected.

#### 35.14.2.2 Transmission

If an external clock is selected, the following conditions must be met while the external clock is held high when the CKPOL bit in the U2C0 register is set to 0 (transmit data output at the falling edge and receive data input at the rising edge of the transfer clock), or while the external clock is held low when the CKPOL bit is set to 1 (transmit data output at the rising edge and receive data input at the falling edge of the transfer clock).

- The TE bit in the U2C1 register is set to 1 (transmission enabled)
- The TI bit in the U2C1 register is set to 0 (data in the U2TB register)
- If the  $\overline{\text{CTS}}$  function is selected, input on the  $\overline{\text{CTS2}}$  pin is low.

## 35.14.3 Special Mode 1 (I<sup>2</sup>C Mode)

To generate start, stop, and restart conditions, set the STSPSEL bit in the U2SMR4 register to 0 and wait for more than half cycle of the transfer clock before changing each condition generation bit (STAREQ, RSTAREQ, and STPREQ) from 0 to 1.

## 35.15 Notes on Synchronous Serial Communication Unit (SSU)

To use the synchronous serial communication unit, set the IICSEL bit in the SSUIICSR register to 0 (SSU function selected).

#### 35.16 Notes on I<sup>2</sup>C bus Interface

To use the I<sup>2</sup>C bus interface, set the IICSEL bit in the SSUIICSR register to 1 (I<sup>2</sup>C bus interface function selected).

#### 35.17 Notes on Hardware LIN

For the time-out processing of the header and response fields, use another timer to measure the duration of time with a Synch Break detection interrupt as the starting point.

#### 35.18 Notes on A/D Converter

- Write to the ADMOD, ADINSEL, ADCON0 (other than the ADST bit), ADCON1, or OCVREFCR register must be performed while A/D conversion is stopped (before a trigger occurs).
- To use the A/D converter in repeat mode 0, repeat mode 1, or repeat sweep mode, select the frequency of the A/D converter operating clock φAD or more for the CPU clock during A/D conversion.
- Connect 0.1 µF capacitor between pins VREF and AVSS.
- Do not enter stop mode during A/D conversion.
- Do not enter wait mode during A/D conversion regardless of the state of the CM02 bit in the CM0 register (1: Peripheral function clock stops in wait mode or 0: Peripheral function clock does not stop in wait mode).
- Do not set the FMSTP bit in the FMR0 register to 1 (flash memory stops) during A/D conversion.
- During an A/D conversion operation, if the ADST bit in the ADCON0 register is set to 0 (A/D conversion stops) by a program to forcibly terminate A/D conversion, the conversion result of the A/D converter is undefined and no interrupt is generated. The value of the ADi register before A/D conversion may also be undefined. If the ADST bit is set to 0 by a program, do not use the value of all the ADi register.

#### 35.19 Notes on LCD Drive Control Circuit

## 35.19.1 When Division Resistors are Connected Externally

The reference value of R1 to R4 is 200 k $\Omega$ , and the reference value of C1 to C4 is 0.22  $\mu$ F. These optimal values depend on the LCD panel, the number of segment and common pins, and the frame frequency in use. Adjust the values as required (refer to Figure 32.4).

# 35.19.2 Voltage Multiplier

The reference value of CL is  $0.22~\mu F$ , and the reference value of C1 to C4 is  $0.22~\mu F$ . These optimal values depend on the LCD panel, the number of segment and common pins, and the frame frequency in use. Adjust the values as required (refer to Figure 32.5).

## 35.20 Notes on Flash Memory

#### 35.20.1 CPU Rewrite Mode

#### 35.20.1.1 Prohibited Instructions

The following instructions cannot be used while the program ROM area is being rewritten in EW0 mode because they reference data in the flash memory: UND, INTO, and BRK.

## **35.20.1.2 Interrupts**

Tables 35.2 to 35.4 list CPU Rewrite Mode Interrupts (1), (2), and (3), respectively.

Table 35.2 CPU Rewrite Mode Interrupts (1)

Mode	Erase/ Write Target	Status	Maskable Interrupt
EWO	Data flash	During auto-erasure (suspend enabled)	When an interrupt request is acknowledged, interrupt handling is executed. If the FMR22 bit is set to 1 (erase-suspend request enabled by interrupt request), the FMR21 bit is automatically set to 1 (erase-suspend request). The flash memory suspends auto-erasure after td(SR-SUS). If erase-suspend is required while the FMR22 bit is set to 0 (erase-suspend request disabled by interrupt request), set the FMR21 bit to 1 during interrupt handling. The flash memory suspends auto-erasure after td(SR-SUS). While auto-erasure is being suspended, any block other than the block during auto-erasure execution can be read. Auto-erasure can be restarted by setting the FMR21 bit to 0 (erase restart).
		During auto-erasure (suspend disabled or FMR22 = 0)	Interrupt handling is executed while auto-erasure or auto-programming is being performed.
		During auto-programming	
	Program ROM	During auto-erasure (suspend enabled)	Usable by allocating a vector in RAM.
		During auto-erasure (suspend disabled)	
		During auto-programming	
EW1	Data flash	During auto-erasure (suspend enabled)	When an interrupt request is acknowledged, interrupt handling is executed. If the FMR22 bit is set to 1, the FMR21 bit is automatically set to 1. The flash memory suspends auto-erasure after td(SR-SUS). If erase-suspend is required while the FMR22 bit is set to 0, set the FMR21 bit to 1 during interrupt handling. The flash memory suspends auto-erasure after td(SR-SUS). While auto-erasure is being suspended, any block other than the block during auto-erasure execution can be read. Auto-erasure can be restarted by setting the FMR21 bit to 0.
		During auto-erasure (suspend disabled or FMR22 = 0)	Interrupt handling is executed while auto-erasure or auto-programming is being performed.
		During auto-programming	
	Program ROM	During auto-erasure (suspend enabled)	Auto-erasure suspends after td(SR-SUS) and interrupt handling is executed. Auto-erasure can be restarted by setting the FMR21 bit to 0 after interrupt handling completes. While auto-erasure is being suspended, any block other than the block during auto-erasure execution can be read.
		During auto-erasure (suspend disabled or FMR22 = 0)	Auto-erasure and auto-programming have priority and interrupt requests are put on standby. Interrupt handling is executed after auto-erase and auto-program complete.
		During auto-programming	

FMR21, FMR22: Bits in FMR2 register

**Table 35.3 CPU Rewrite Mode Interrupts (2)** 

Mode	Erase/ Write Target	Status	Watchdog Timer     Oscillation Stop Detection     NMI (Note 1)	Undefined Instruction INTO Instruction BRK Instruction Single Step Address Match Address Break (Note 1)	
EWO	Data flash	During auto-erasure (suspend enabled)  During auto-erasure	When an interrupt request is acknowledged, interrupt handling is executed. If the FMR22 bit is set to 1 (erase-suspend request enabled by interrupt request), the FMR21 bit is automatically set to 1 (erase-suspend request). The flash memory suspends auto-erasure after td(SR-SUS). If erase-suspend is required while the FMR22 bit is set to 0 (erase-suspend request disabled by interrupt request), set the FMR21 bit to 1 during interrupt handling. The flash memory suspends auto-erasure after td(SR-SUS). While auto-erasure is being suspended, any block other than the block during auto-erasure execution can be read. Auto-erasure can be restarted by setting the FMR21 bit is set to 0 (erase restart). Interrupt handling is executed while auto-erasure	suspends auto-erasure after td(SR-SUS).  While auto-erasure is being suspended, any block other than the block during auto-erasure execution can be read. Auto-erasure can be restarted by setting the FMR21 bit in the FMR2 register is set to 0 (erase restart).	
		(suspend disabled or FMR22 = 0) During auto-programming	performed.		
	Program ROM	During auto-erasure (suspend enabled)  During auto-erasure (suspend disabled)  During auto-programming	When an interrupt request is acknowledged, auto-erasure or auto-programming is forcibly stopped immediately and the flash memory is reset. Interrupt handling starts when the flash memory restarts after the fixed period.  Since the block during auto-erasure or the address during auto-programming is forcibly stopped, the normal value may not be read. After the flash memory restarts, execute auto-erasure again and ensure it completes normally. The watchdog timer does not stop during the command operation, so interrupt requests may be generated. Initialize the watchdog timer regularly using the erase-suspend function.	Not usable during auto-erasure or auto-programming.	

FMR21, FMR22: Bits in FMR2 register Note:

1. Do not use a non-maskable interrupt while block 0 is being auto-erased because the fixed vector is allocated in block 0.

Table 35.4 CPU Rewrite Mode Interrupts (3)

Mode	Erase/ Write Target	Status	Watchdog Timer     Oscillation Stop Detection     NMI (Note 1)	Undefined Instruction INTO Instruction BRK Instruction Single Step Address Match Address Break (Note 1)	
EW1	Data flash	During auto-erasure (suspend enabled)	When an interrupt request is acknowledged, interrupt handling is executed.  If the FMR22 bit is set to 1, the FMR21 bit is automatically set to 1. The flash memory suspends auto-erasure after td(SR-SUS).  If erase-suspend is required while the FMR22 bit is set to 0, set the FMR 21 bit to 1 during interrupt handling. The flash memory suspends auto-programming after td(SR-SUS).  While auto-erasure is being suspended, any block other than the block during auto-erasure execution can be read. Auto-erasure can be restarted by setting the FMR21 bit is set to 0.	When an interrupt request is acknowledged, interrupt handling is executed.  If erase-suspend is required, set the FMR 21 bit to 1 during interrupt handling. The flash memory suspends auto-erasure after td(SR-SUS).  While auto-erasure is being suspended, any block other than the block during auto-erasure execution can be read. Auto-erasure can be restarted by setting the FMR21 bit in the FMR2 register is set to 0 (erase restart).	
		(suspend disabled or FMR22 = 0)  During auto-erasure	or FMR22 = 0) Puring		
	Program ROM	During auto-erasure (suspend enabled)  During auto-erasure (suspend disabled or FMR22 = 0)	When an interrupt request is acknowledged, auto-erasure or auto-programming is forcibly stopped immediately and the flash memory is reset. Interrupt handling starts when the flash memory restarts after the fixed period.  Since the block during auto-erasure or the address during auto-programming is forcibly stopped, the normal value may not be read. After	Not usable during auto-erasure or auto-programming.	
		During auto-programming	the flash memory restarts, execute auto-erasure again and ensure it completes normally. The watchdog timer does not stop during the command operation, so interrupt requests may be generated. Initialize the watchdog timer regularly using the erase-suspend function.		

FMR21, FMR22: Bits in FMR2 register Note:

<sup>1.</sup> Do not use a non-maskable interrupt while block 0 is being auto-erased because the fixed vector is allocated in block 0.

#### 35.20.1.3 How to Access

To set one of the following bits to 1, first write 0 and then 1 immediately. Do not generate an interrupt between writing 0 and writing 1.

- The FMR01 or FMR02 bit in the FMR0 register
- The FMR13 bit in the FMR1 register
- The FMR20, FMR22, or FMR 27 bit in the FMR2 register

To set one of the following bits to 0, first write 1 and then 0 immediately. Do not generate an interrupt between writing 1 and writing 0.

• The FMR14, FMR15, FMR16, or FMR17 bit in the FMR1 register

### 35.20.1.4 Rewriting User ROM Area

In EW0 Mode, if the supply voltage drops while rewriting any block in which a rewrite control program is stored, it may not be possible to rewrite the flash memory because the rewrite control program cannot be rewritten correctly. In this case, use standard serial I/O mode.

## 35.20.1.5 Programming

Do not write additions to the already programmed address.

## 35.20.1.6 Entering Stop Mode or Wait Mode

Do not enter stop mode or wait mode during erase-suspend.

When the FST7 in the FST register is set to 0 (busy (during programming or erasure execution), do not enter to stop mode or wait mode.

## 35.20.1.7 Programming and Erasure Voltage for Flash Memory

To perform programming and erasure, use VCC = 2.7 V to 5.5 V as the supply voltage. Do not perform programming and erasure at less than 2.7 V.

#### 35.20.1.8 Block Blank Check

Do not execute the block blank check command during erase-suspend.

#### 35.21 Notes on Noise

# 35.21.1 Inserting Bypass Capacitor between Pins VCC and VSS as Countermeasure against Noise and Latch-up

Connect a bypass capacitor (at least  $0.1~\mu F$ ) using the shortest and thickest wire possible.

#### 35.21.2 Countermeasures against Noise Error of Port Control Registers

During rigorous noise testing or the like, external noise (mainly power supply system noise) can exceed the capacity of the MCU internal noise control circuitry. In such cases the contents of the port related registers may be changed.

As a firmware countermeasure, it is recommended that the port registers, port direction registers, and pull-up control registers be reset periodically. However, examine the control processing fully before introducing the reset routine as conflicts may be created between the reset routine and interrupt routines.

# 36. Notes on On-Chip Debugger


When using the on-chip debugger to develop and debug programs for the R8C/L35A Group, R8C/L35B Group, R8C/L36A Group, R8C/L36B Group, R8C/L38A Group, R8C/L38B Group, R8C/L3AA Group, R8C/L3AB Group, take note of the following:


- (1) Some of the user flash memory and RAM areas are used by the on-ship debugger. These areas cannot be accessed by the user.
  - Refer to the on-chip debugger manual for which areas are used.
- (2) Do not set the address match interrupt (registers AIER0, AIER1, RMAD0, and RMAD1 and fixed vector tables) in a user system.
- (3) Do not use the BRK instruction in a user system.
- (4) Debugging is available under the condition of supply voltage VCC = 1.8 to 5.5 V. Set the supply voltage to 2.7 V or above for rewriting the flash memory.


Connecting and using the on-chip debugger has some special restrictions. Refer to the on-chip debugger manual for details.


# **Appendix 1. Package Dimensions**


Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology web site.



















# Appendix 2. Connection Examples with M16C Flash Starter


Appendix Figures 2.1 to 2.5 show connection examples with the M16C Flash Starter (M3A-0806).




Appendix Figure 2.1 Connection Example with M16C Flash Starter (M3A-0806) (1)




Appendix Figure 2.2 Connection Example with M16C Flash Starter (M3A-0806) (2)



Appendix Figure 2.3 Connection Example with M16C Flash Starter (M3A-0806) (3)




Appendix Figure 2.4 Connection Example with M16C Flash Starter (M3A-0806) (4)




Appendix Figure 2.5 Connection Example with M16C Flash Starter (M3A-0806) (5)

# **Appendix 3. Connection Examples with E8a Emulator**


Appendix Figures 3.1 to 3.5 show connection examples with the E8a Emulator (R0E00008AKCE00).




Appendix Figure 3.1 Connection Example with E8a Emulator (R0E00008AKCE00) (1)




Appendix Figure 3.2 Connection Example with E8a Emulator (R0E00008AKCE00) (2)



**Appendix Figure 3.3** Connection Example with E8a Emulator (R0E00008AKCE00) (3)




Appendix Figure 3.4 Connection Example with E8a Emulator (R0E00008AKCE00) (4)




Appendix Figure 3.5 Connection Example with E8a Emulator (R0E00008AKCE00) (5)

## **Appendix 4. Examples of Oscillation Evaluation Circuit**


Appendix Figures 4.1 to 4.5 show examples of the oscillation evaluation circuit.




**Appendix Figure 4.1 Example of Oscillation Evaluation Circuit (1)** 




Appendix Figure 4.2 Example of Oscillation Evaluation Circuit (2)





Appendix Figure 4.4 Example of Oscillation Evaluation Circuit (4)



Appendix Figure 4.5 Example of Oscillation Evaluation Circuit (5)

## Index

[ A ]		LINCR	617
ADCON0	635	LINCR2	616
ADCON1		LINST	617
ADi (i = 0 to 7)		LSE0	
` ,		LSE1	
ADIC			
ADINSEL		LSE2	
ADMOD		LSE3	
AIERi (i = 0 or 1)	175	LSE4	670
		LSE5	670
		LSE6	671
[C]		LSE7	671
CM0 111,	125		
CM1	126		
CM3		[ M ]	
CSPR		MSTCR 260, 318, 334, 355	372 387 404 549 581
CSPR	192	10131011 200, 310, 334, 333	, 372, 307, 404, 343, 301
[D]		[0]	
DACON	654	OCD	114. 128
DAi (i = 0 or 1)		OCVREFCR	631
DTBLSj (j = 0 to 23)		OFS	
,			
DTCCRj (j = 0 to 23)		OFS2	54, 167, 194
DTCCTj (j = 0 to 23)			
DTCENi (i = 0 to 6)	202	[P]	
DTCTL	203		
DTDARj (j = 0 to 23)	201	P10DRR	
DTRLDj (j = 0 to 23)		P11DRR	
DTSARj (j = 0 to 23)		PDi (i = 0 to 7, 10 to 13)	66
D13Anj (j = 0 t0 23)	201	Pi (i = 0 to 7, 10 to 13)	67
		PINSR	
[F]		PiPUR (i = 0 to 7)	· ·
	000	PiPUR (j = 10 to 13)	
FMR0		,	
FMR1	701	PM0	
FMR2	703	PM1	191
FMRDYIC	154	POMCR0	130
FST	697	PRCR	147
[1]		[R]	
			475
ICCR1		RMADi (i = 0 or 1)	
ICCR2	585	RSTFR	52
ICDRR	583		
ICDRS	589		
ICDRT	583	[S]	
ICIER		S0RIC	153
		S0TIC	153
ICMR		S1RIC	
ICSR		S1TIC	
INTCMP	657	S2RIC	
INTEN	657		
INTEN1	166	S2TIC	
INTF		SAR	
INTF1		SSBR	551
		SSCRH	552
INTIC (i = 0 to 7)		SSCRL	553
INTSR 80,	164	SSER	
		SSMR	
[K]		SSMR2	
KIEN	172	SSRDR	552
KIEN1	173	SSSR	556
KISR	171	SSTDR	551
KUPIC		SSUIC/IICIC	
KOI 10	133	SSUIICSR	
			, ,
[L]		()	
LCR0	665	[T]	
LCR1	666	TRA	223
LCR2	667	TRACR	221
LCR3		TRAIC	153
	50.	-	

	221, 224, 227, 229, 231, 234	
TRAMR	222	2
TRAPRE	222	2
	68, 223	
	153	
	239, 242, 246, 249, 253	
TRBMR	239	)
TRBOCR	238	3
TRRPR	241	
	69, 241, 269	
	240	
TRC	265	5
TRCADCR	268	3
	262, 285, 294, 300	
	266, 288, 295, 301	
	267, 302	
	265	
TRCGRB		5
	265	
	262	
TRCIOR0	264, 280, 286	3
TRCIOR1	264, 281, 287	7
	70, 270	
	71, 271	
TRCSR		3
TRD0	379, 394, 412	2
	154	
TDD1		
	154	
		5
TRUCRO		
TTIDONO	377, 410	)
TRDCRi (i = 0 or 1)		)
TRDCRi (i = 0 or 1)	322, 341, 360, 392	2
TRDCRi (i = 0 or 1) TRDDFi (i = 0 or 1)	322, 341, 360, 392 321	2
TRDCRi (i = 0 or 1) TRDDFi (i = 0 or 1) TRDECR	322, 341, 360, 392 321 318, 335, 356, 373, 387, 404	<u>2</u>   
TRDCRi (i = 0 or 1)		1
TRDCRi (i = 0 or 1)		2             
TRDCRi (i = 0 or 1)		2             
TRDCRi (i = 0 or 1)		2             
TRDCRi (i = 0 or 1)		2             
TRDCRi (i = 0 or 1)		2   1   1   1   1   1   1   1   1   1
TRDCRi (i = 0 or 1)		2 1 1 1 7 3 3 3 3 3 3 3
TRDCRi (i = 0 or 1)		2 1 4 7 8 8 8 8 8 8
TRDCRi (i = 0 or 1)		2   1   1   1   1   1   1   1   1   1
TRDCRi (i = 0 or 1)		2   1   1   1   1   1   1   1   1   1
TRDCRi (i = 0 or 1)		2 1 4 7 8 8 8 8 8 2 2
TRDCRi (i = 0 or 1)		2 1 1 7 8 8 8 8 2 2 8
TRDCRi (i = 0 or 1)		2 1 1 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8
TRDCRi (i = 0 or 1)		2 1 1 7 3 3 5 3 3 5 5 6 9
TRDCRi (i = 0 or 1)		2 1 4 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8
TRDCRi (i = 0 or 1)		2 1 4 7 8 8 8 8 9 8 8 8 8 8 8 8 8 8 8 8 8 8 8
TRDCRi (i = 0 or 1)		2 1 4 7 8 8 8 8 9 8 8 8 8 8 8 8 8 8 8 8 8 8 8
TRDCRi (i = 0 or 1)		2 1 1 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8
TRDCRi (i = 0 or 1)	322, 341, 360, 392 321 321 321 323, 338, 356, 373, 387, 404 320, 338, 358, 375, 390, 407 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 326, 345, 362, 379, 394, 412 323, 342 324, 343 324, 343 329, 359, 374, 389, 406 339, 359, 376, 391, 408 339, 359, 376, 391, 408 339, 359, 376, 391, 408 320, 337, 358	2   1   7   8   8   8   8   8   8   8   8   8
TRDCRi (i = 0 or 1)		2 1 4 7 8 8 8 2 2 8 8 9 8 8 8 2 5
TRDCRi (i = 0 or 1)  TRDDFi (i = 0 or 1)  TRDECR  TRDFCR  TRDGRAi (i = 0 or 1)  TRDGRBi (i = 0 or 1)  TRDGRC1  TRDGRCi (i = 0 or 1)  TRDGRDi (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDMR  TRDOCR  TRDOCR  TRDOCR  TRDOCR1  TRDPOCRI (i = 0 or 1)  TRDPSR0  TRDPSR0		2 1 4 7 8 8 8 8 2 2 8 8 9 8 8 8 2 5 8
TRDCRi (i = 0 or 1)  TRDDFi (i = 0 or 1)  TRDECR  TRDFCR  TRDGRAi (i = 0 or 1)  TRDGRBi (i = 0 or 1)  TRDGRC1  TRDGRCi (i = 0 or 1)  TRDGRDi (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDOCRI  TRDOCRI  TRDOCRI  TRDOCRI  TRDOCRI  TRDOCRI  TRDPSR0  TRDPSR0  TRDPSR1  TRDSR1 (i = 0 or 1)		2   1   7   8   8   8   2   8   8   8   2   5   6   1
TRDCRi (i = 0 or 1) TRDDFi (i = 0 or 1) TRDECR TRDFCR TRDGRAi (i = 0 or 1) TRDGRBi (i = 0 or 1) TRDGRC1 TRDGRCi (i = 0 or 1) TRDGRDi (i = 0 or 1) TRDGRDi (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDOCRI TRDOCRI TRDOCRI TRDOCRI TRDOCRI TRDOCRI (i = 0 or 1) TRDPSR0 TRDPSR1 TRDSR1 TRDSR1 (i = 0 or 1) TRDSTR	322, 341, 360, 392 321 321 321 323, 338, 356, 373, 387, 404 320, 338, 358, 375, 390, 407 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 326, 345, 362, 379, 394, 412 323, 342 324, 343 324, 343 324, 343 329, 348, 357, 374, 389, 406 339, 359, 376, 391, 408 339, 359, 376, 391, 408 339, 359, 376, 391, 408 320, 337, 358 362 372, 328, 347, 365, 381, 397, 415 373, 329, 348, 366, 382, 398, 416 325, 344, 361, 378, 393, 411 319, 336, 357, 374, 389, 406	2   1   1   7   7   7   7   7   7   7   7
TRDCRi (i = 0 or 1) TRDDFi (i = 0 or 1) TRDECR TRDFCR TRDGRAi (i = 0 or 1) TRDGRBi (i = 0 or 1) TRDGRC1 TRDGRCi (i = 0 or 1) TRDGRDi (i = 0 or 1) TRDGRDi (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDOCRI TRDOCRI TRDOCRI TRDOCRI TRDOCRI TRDOCRI (i = 0 or 1) TRDPSR0 TRDPSR1 TRDSR1 TRDSR1 (i = 0 or 1) TRDSTR	322, 341, 360, 392 321 321 321 323, 338, 356, 373, 387, 404 320, 338, 358, 375, 390, 407 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 326, 345, 362, 379, 394, 412 323, 342 324, 343 324, 343 324, 343 329, 348, 357, 374, 389, 406 339, 359, 376, 391, 408 339, 359, 376, 391, 408 339, 359, 376, 391, 408 320, 337, 358 362 372, 328, 347, 365, 381, 397, 415 373, 329, 348, 366, 382, 398, 416 325, 344, 361, 378, 393, 411 319, 336, 357, 374, 389, 406	2   1   1   7   7   7   7   7   7   7   7
TRDCRi (i = 0 or 1)  TRDDFi (i = 0 or 1)  TRDECR  TRDFCR  TRDGRAi (i = 0 or 1)  TRDGRBi (i = 0 or 1)  TRDGRC1  TRDGRCi (i = 0 or 1)  TRDGRDi (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDOCRI (i = 0 or 1)  TRDOCRI  TRDOCRI  TRDOCRI  TRDOCRI  TRDOCRI  TRDPSR0  TRDPSR0  TRDPSR1  TRDSR1 (i = 0 or 1)  TRDSTR  TRDSTR	322, 341, 360, 392 321 321 321 323, 338, 356, 373, 387, 404 320, 338, 358, 375, 390, 407 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 326, 345, 362, 379, 394, 412 323, 342 324, 343 324, 343 329, 348, 367, 374, 389, 406 339, 359, 376, 391, 408 320, 337, 358 320, 337, 358 320, 337, 358 320, 337, 358 320, 337, 358 320, 337, 358 320, 337, 358 320, 337, 358 320, 337, 358	2   1   1   1   1   1   1   1   1   1
TRDCRi (i = 0 or 1)  TRDDFi (i = 0 or 1)  TRDECR  TRDFCR  TRDGRAi (i = 0 or 1)  TRDGRBi (i = 0 or 1)  TRDGRC1  TRDGRCi (i = 0 or 1)  TRDGRDi (i = 0 or 1)  TRDGRDi (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDOCRI	322, 341, 360, 392 321 321 321 323, 338, 356, 373, 387, 404 320, 338, 358, 375, 390, 407 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 326, 345, 362, 379, 394, 412 323, 342 324, 343 324, 343 329, 348, 367, 374, 389, 406 339, 359, 376, 391, 408 339, 359, 376, 391, 408 320, 337, 358 320, 337, 358 320, 337, 358 320, 337, 358 321, 322, 344, 361, 378, 393, 411 325, 344, 361, 378, 393, 411 3319, 336, 357, 374, 389, 406 432, 438 433, 438	2   4   7   7   8   8   8   8   8   8   8   8
TRDCRi (i = 0 or 1)  TRDDFi (i = 0 or 1)  TRDECR  TRDFCR  TRDGRAi (i = 0 or 1)  TRDGRBi (i = 0 or 1)  TRDGRC1  TRDGRCi (i = 0 or 1)  TRDGRDi (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDICRI (i = 0 or 1)  TRDOCRI  TRDOCRI  TRDOCRI  TRDOCRI  TRDOCRI  TRDOCRI  TRDOCRI  TRDOCRI  TRDPSR0  TRDPSR0  TRDPSR1  TRDSRi (i = 0 or 1)  TRDSTR  TRECR2  TRECR2  TRECSR	322, 341, 360, 392 321 321 321 323, 338, 356, 373, 387, 404 320, 338, 358, 375, 390, 407 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 326, 345, 362, 379, 394, 412 323, 342 324, 343 324, 343 329, 348, 367, 374, 389, 406 339, 359, 376, 391, 408 339, 359, 376, 391, 408 320, 337, 358 320, 337, 358 320, 337, 358 320, 337, 358 320, 337, 358 320, 337, 358 320, 337, 358 321, 322, 344, 361, 378, 393, 411 325, 344, 361, 378, 393, 411 325, 344, 361, 378, 393, 411 325, 344, 361, 378, 393, 411 319, 336, 357, 374, 389, 406 432, 438 433, 438	2   14   7   7   8   8   8   8   8   8   8   8
TRDCRi (i = 0 or 1) TRDDFi (i = 0 or 1) TRDECR TRDFCR TRDGRAi (i = 0 or 1) TRDGRBi (i = 0 or 1) TRDGRC1 TRDGRCi (i = 0 or 1) TRDGRCi (i = 0 or 1) TRDGRDi (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDOCR TRDOCRI TRDOCRI TRDOCRI TRDPOCRI (i = 0 or 1) TRDPSR0 TRDPSR1 TRDSRi (i = 0 or 1) TRDSTR TRECR1 TRECR2 TRECSR TRECSR	322, 341, 360, 392 321 321 321, 3318, 335, 356, 373, 387, 404 320, 338, 358, 375, 390, 407 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 326, 345, 362, 379, 394, 412 323, 342 324, 343 329, 347, 357, 374, 389, 406 339, 359, 376, 391, 408 339, 359, 376, 391, 408 320, 337, 358 320, 337, 358 320, 337, 358 320, 337, 358 320, 337, 358 320, 337, 358 320, 337, 358 320, 337, 358 320, 337, 358 321, 322, 344, 361, 378, 393, 411 325, 344, 361, 378, 393, 411 319, 336, 357, 374, 389, 406 320, 337, 358 321, 322, 348, 366, 382, 398, 416 325, 344, 361, 378, 393, 411 319, 336, 357, 374, 389, 406 320, 337, 358 321, 342, 343, 343, 343, 343, 343, 343, 343	2   1   1   7   7   7   7   7   7   7   7
TRDCRi (i = 0 or 1) TRDDFi (i = 0 or 1) TRDECR TRDFCR TRDGRAi (i = 0 or 1) TRDGRBi (i = 0 or 1) TRDGRC1 TRDGRCi (i = 0 or 1) TRDGRCi (i = 0 or 1) TRDGRDi (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDCRI TRDOCRI TRDOCRI TRDOCRI TRDOCRI TRDOCRI TRDPSR0 TRDPSR0 TRDPSR1 TRDSRi (i = 0 or 1) TRDSTR TRECR1 TRECR2 TRECSR TREHR	322, 341, 360, 392 321 321 321 322, 338, 356, 373, 387, 404 320, 338, 358, 375, 390, 407 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 326, 345, 362, 379, 394, 412 323, 342 324, 343 329, 348, 366, 389, 391, 408 339, 359, 376, 391, 408 339, 359, 376, 391, 408 320, 337, 358	22   1477   33   33   33   33   33   34   35   36   36   36   36   36   37   38   38   38   38   38   38   38
TRDCRi (i = 0 or 1) TRDDFi (i = 0 or 1) TRDECR TRDFCR TRDGRAi (i = 0 or 1) TRDGRBi (i = 0 or 1) TRDGRC1 TRDGRCi (i = 0 or 1) TRDGRCi (i = 0 or 1) TRDGRDi (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDCRI TRDOCRI TRDOCRI TRDOCRI TRDOCRI TRDOCRI TRDPSR0 TRDPSR0 TRDPSR1 TRDSRi (i = 0 or 1) TRDSTR TRECR1 TRECR2 TRECSR TREHR	322, 341, 360, 392 321 321 321, 3318, 335, 356, 373, 387, 404 320, 338, 358, 375, 390, 407 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 326, 345, 362, 379, 394, 412 323, 342 324, 343 329, 347, 357, 374, 389, 406 339, 359, 376, 391, 408 339, 359, 376, 391, 408 320, 337, 358 320, 337, 358 320, 337, 358 320, 337, 358 320, 337, 358 320, 337, 358 320, 337, 358 320, 337, 358 320, 337, 358 321, 322, 344, 361, 378, 393, 411 325, 344, 361, 378, 393, 411 319, 336, 357, 374, 389, 406 320, 337, 358 321, 322, 348, 366, 382, 398, 416 325, 344, 361, 378, 393, 411 319, 336, 357, 374, 389, 406 320, 337, 358 321, 342, 343, 343, 343, 343, 343, 343, 343	22   1477   33   33   33   33   33   34   35   36   36   36   36   36   37   38   38   38   38   38   38   38
TRDCRi (i = 0 or 1) TRDDFi (i = 0 or 1) TRDECR TRDFCR TRDGRAi (i = 0 or 1) TRDGRBi (i = 0 or 1) TRDGRC1 TRDGRC1 TRDGRCi (i = 0 or 1) TRDGRDi (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRI (i = 0 or 1) TRDICRAI (i = 0 or 1) TRDICRAI (i = 0 or 1) TRDICRAI (i = 0 or 1) TRDOCRI TRDOCRI TRDOCRI TRDOCRI TRDOCRI TRDOCRI TRDOCRI TRDPMR TRDPOCRI (i = 0 or 1) TRDSR0 TRDPSR1 TRDSRi (i = 0 or 1) TRDSTR TRECR1 TRECR2 TRECR2 TRECSR TREHR TREIC	322, 341, 360, 392 321 321 321 322, 338, 356, 373, 387, 404 320, 338, 358, 375, 390, 407 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 327, 346, 364, 380, 395, 413 326, 345, 362, 379, 394, 412 323, 342 324, 343 329, 348, 366, 389, 391, 408 339, 359, 376, 391, 408 339, 359, 376, 391, 408 320, 337, 358	2   1477   3   3   3   3   3   3   3   3   3

TREWK		
TRG		
TRGCNTC		447
TRGCR	448,	472
TRGGRA		
TRGGRB		
TRGGRC		
TRGGRD		
TRGIC		
TRGIER		
TRGIOR45		
TRGMR		
TRGPSR		
TRGSR		450
[U]		
UOSR	74	100
U1SR	74, 75	400
U2BCNIC		
U2BRG		
U2C0		
U2C1		
U2MR		
U2RB		
U2SMR		
U2SMR2		
U2SMR3		
U2SMR4		
U2SMR5		506
U2SR0	76,	509
U2SR1		
U2TB		
UiBRG (i = 0 or 1)		
UiC0 (i = 0 or 1)		
UiC1 (i = 0 or 1)		481
UiMR (i = 0 or 1)		470
UiRB (i = 0 or 1)		400
UiTB (i = 0 or 1)		
URXDF		506
UNADF		500
[ V ]		
VCA2		120
VLTO		
VLT1		
VLT2		00
VLIZ		00
[ W ]		
WDTC		100
WDTR		
WDTS		
VVUIU		191

REVISION HISTORY
------------------

R8C/L35A Group, R8C/L36A Group, R8C/L38A Group, R8C/L3AA Group R8C/L35B Group, R8C/L36B Group, R8C/L38B Group, R8C/L3AB Group Hardware Manual

	Б.,		Description
Rev.	Date	Page	Summary
0.02	Jun 24, 2008	_	First Edition issued
0.10	Jul 30, 2008	_	Revised Edition issued
0.20	Nov 26, 2008	_	36. Electrical Characteristics added
0.30	Jan 14, 2009	B-4	018Fh added
		1	1.1 revised
		2	Table 1.2 revised
		3	Table 1.3 revised Table 1.4 added
		5	Table 1.6 revised
		6	Table 1.7 revised
		7 to 14	Table 1.8 to Table 1.15 revised
		15	Figure 1.9 revised
		16	Figure 1.10 revised
		19	Figure 1.13 revised
		20	Figure 1.14 revised
		24	Table 1.16 Note 3 revised
		25	Table 1.17 Note 3 added
		33	Table 4.1 000Bh: "XXXX00XXb"→"XXh"  Note 2 revised
		39	Table 4.7 018Fh added
		41	Table 4.9 0202h: "00h"→"X000000b"
		49	Figure 5.1 revised
		51	Figure 5.3 revised
		53, 72, 211, 218,	5.1.3, 6.2.9, 14.2.1, 15.2.6, 35.3.3 Note 3 revised
		736	
		57	5.3 revised Figure 5.6 revised
		58	5.4 revised Figure 5.7 revised
		60	5.7 revised Figure 5.8 revised
		61	Table 6.1 revised
		63	Figure 6.2 revised
		66, 684	6.2.3, 32.2.3 revised
		67, 155,	6.2.4, 10.2.6, 32.2.4
		685	Note 3 revised
		68	6.2.5 b4 to b7 revised
		69	6.2.6 b1, b4 to b5, Note 1 revised

Rev.	Date		Description
nev.	Dale	Page	Summary
0.30	Jan 14, 2009	70	6.2.7 b1 revised
		74	6.4 revised
			Table 6.3 deleted
		75	Figure 6.5 revised
		75	Table 6.3 Note 4 added
		77	Table 6.4 Note 4 added
		78	Figure 6.7 revised
		79	7 Note added 7.1 added
			Table 7.2 revised
		81	Figure 7.1 revised
		82	Figure 7.2 revised
		83	Figure 7.3 revised
		84	Figure 7.4 revised
		85	Figure 7.5 revised
		86	7.5.1 revised
		87	7.5.2 revised
		88, 248	7.5.3, 18.2.6
			Note 2 added
		97, 536	7.5.13, 25.2.14 b5 revised
		101, 608	7.5.17, 28.2.3 added
		102	7.5.18 revised
		400	7.5.19 revised
		103	7.5.20 revised 7.5.21 revised
		111	Table 7.10 revised
		119	Table 7.19 revised
		120	Table 7.20 revised
		123	Table 7.23 revised
		129	Figure 9.1 revised
		130	Figure 9.2 revised
			9.2.1, 10.2.1
			b6, b7 revised
			Note 1 revised
			Note 5 revised
		100 151	Note 6 added
		132, 151	9.2.2, 10.2.2 b0, b6, b7 revised
		l	DO, DO, DT TEVISEU

Davi	Date		Description
Rev.	Date	Page	Summary
0.30	Jan 14, 2009	133, 153	9.2.3, 10.2.3 b3, b4 revised b5 to b7 revised Note 4 "When the MCUclock selected)." added CM30 bit revised
		134, 153	9.2.4, 10.2.4 b2 revised
		136, 154	9.2.6, 10.2.5 b4 to b7 revised Note 1 revised
		136	9.2.7 description added
		141	9.4.2 revised
		142	9.5 added
		147, 794	9.8.3, 37.1.3 added
		148	10 Note added 10.1 revised
		156	10.2.7 b2, b5 to b7 revised
		157	10.3 revised
		160	Table 10.3 revised 10.4.4 revised
		161	Figure 10.2 revised
		163	Table 10.4 revised
		166	Table 10.5 Note 1 revised Figure 10.6 revised
		167	10.7.6 revised
		168	Figure 10.7 revised
		171, 795	10.8.2, 37.2.2 added
		172	11 revised 11.1.1 b2, b6 to b7 revised, Note 1 deleted
		173	12 Note added
		175	12.1.3.6 revised
		179	12.2.2 b3 revised
		193	12.4.7 revised Figure 12.9 revised Figure 12.10 revised
		199	Table 12.9 revised
		200	12.6.1 revised
		201	Figure 12.12 revised
		203, 796	12.8.3, 37.3.3 revised
		214	Table 15.1 Note 1 added
		222	Table 15.3 revised

Day	Dete		Description
Rev.	Date	Page	Summary
0.30	Jan 14, 2009	227	16.2.7 revised
			Table 16.2 revised
		228	16.2.8 NMIF Bit revised
		229	Figure 16.2 revised
		230	Table 16.3 revised
		232	Table 16.5 revised
		233	Figure 16.3, Figure 16.4 Figure title revised
		235	Figure 16.7 added
		238	16.3.7 revised
		240	Table 16.10 revised 16.3.9 added
		241	16.3.10.1 revised
		242, 800	16.4.4, 37.6.4 added
		245	18 Note added
			18.1 revised
			Figure 18.1 revised
		246	18.2.1 Note 2 revised
		253	Table 18.4 revised
		254	18.5.1 b7 revised Note 2 added
		262	19 Note added 19.1 revised
		276	19.5.3 revised
		282	20.1 revised
			Table 20.1 added
		283	Figure 20.1 revised
		284	Table 20.3 0130h: Mode revised
		285, 344, 360, 381, 398, 413, 430, 575, 607	20.2.1, 21.3.1, 21.4.1, 21.5.1, 21.6.1, 21.7.1, 21.8.1, 27.2.1, 28.2.1 Note 3 added
		287	20.2.3 Note revised
		291, 320, 326	
		297	Table 20.5 revised Figure 20.2 revised 20.3.1 revised
		303	Table 20.7 revised
		304	Figure 20.7 revised

Davis	Data		Description
Rev.	Date	Page	Summary
0.30	Jan 14, 2009	308	Table 20.9 revised
		310	20.5.1 b4 to b6 revised Note 3 added
		313	20.5.4 added
		317	Table 20.11 revised
		319	20.6.1 b4 to b6 revised Note 3 added
		320	Table 20.12 revised
		324	Table 20.13 revised
		325	20.7.1 b4 to b6 revised Note 3 added
		332, 804	20.9.4, 37.9.4 added
		334	21 Note added 21.1 revised Table 21.1 added
		335	Figure 21.1 revised
		336	21.2.1 revised Table 21.3 revised Figure 21.2 revised
		342	Figure 21.7 revised
		343	Table 21.5 revised
			21.3.2, 21.4.2, 21.5.2, 21.6.2, 21.7.2, 21.8.2 Note 1 added
			21.3.8, 21.4.11, 21.5.11, 21.7.9 b0 to b2 revised Note 2 revised Note 5 added
		357	Figure 21.9 revised
		359	Table 21.7 revised
		365	21.4.9 b0 to b6 revised
		375	Figure 21.11 revised
		380	Table 21.9 revised
		385	21.5.9 b0 to b6 revised
		397	Table 21.11 revised
		402	21.6.8 b0 to b6 revised
		403	21.6.9 b0 to b2 revised Note 2 revised Note 4 added
		412	Table 21.13 revised
		417	21.7.8 b0 to b6 revised

Dov	Data	Description	
Rev.	Date	Page	Summary
0.30	Jan 14, 2009	429	Table 21.15 revised
		434	21.8.8 b0 to b6 revised
		436	21.8.10 b0 to b2 revised
			Note 1 added
		445	Figure 21.24 revised
		447, 806	21.10.2, 37.10.2 revised 21.10.4, 37.10.4 added
		448, 807	21.10.5, 37.10.5 added
		453	22 Note added 22.1 revised
		454	Figure 22.1 revised
		455	Table 22.2 revised
		470	23 Note added
			23.1 revised
		485	Table 23.6 revised
		489	Table 23.7 revised
		493	Table 23.8 revised
		504	Table 24.1 revised
		513	Table 24.4 revised
		519	Table 24.7 revised
		523	24.4.2 added
		525	Figure 25.1 revised
		531	25.2.6 b11 revised
			Note 1 deleted
		534	25.2.11 b3 revised 25.2.12 b1, b4 to b6 revised
			Note 1 deleted
		539	Table 25.4 revised
		547	Table 25.7 revised
		549	Figure 25.8 revised
		551	Figure 25.11 revised
		553	Table 25.9 revised
		554	Figure 25.13 revised
		555	Table 25.10 revised
		556	Table 25.11 revised
		557	Table 25.12 revised
		561	25.5.3 deleted 25.5.4 revised
		577	27.2.4 b15 to b0 revised Note 1 added

D.	Data		Description
Rev.	Date	Page	Summary
0.30	Jan 14, 2009	578	27.2.5 Note 2 added
		579	27.2.7 b5 revised
			Note 2 revised
		580	27.2.8 Note 1 added
		590, 592, 598, 600	27.4.2, 27.4.3, 27.5.2, 27.5.3 revised
		590, 592, 599, 601	Figure 27.5, Figure 27.7, Figure 27.11, Figure 27.12 Figure title revised
		594	27.4.3.1 revised
		604	Table 28.1 revised
		610	28.2.6 Note 1 revised
		616	28.3.1 revised
			Table 28.4 revised
		617	Table 28.5 added
		618	28.3.2 added Figure 28.3 added
		649	Figure 29.7 revised
		655	30 Note added 30.1 revised Table 30.1 Note 2 revised
		664	Figure 30.4 revised
		666	30.3.4 revised
		676	30.9 revised Figure 30.10 deleted Figure 30.10 revised Figure 30.11 deleted
		677, 818	30.10, 37.18 revised
		679	Figure 31.2 revised
		682	Figure 32.1 revised
		700	Table 33.3 revised
		701	33.3.1 revised
		703	34 Note added 34.1 revised Table 34.1 Note 1 revised
		704	Table 34.2 revised
		707	34.2.2 b0 to b3 revised Note 1 added
		708	34.2.3 b0 to b2, b5 to b7 revised 34.2.4 b3 to b5 revised
		712	34.2.12 b5 to b7 revised
		716	Figure 34.4 revised

Dov	Data		Description
Rev.	Date	Page	Summary
0.30	Jan 14, 2009	717	Figure 34.5 revised
		731, 819	34.6.1, 34.6.2, 37.19.1, 37.19.2 revised
		732	Table 35.1 revised
			Note 3 added
		734	Figure 35.1 revised
		737	Table 35.3 revised
		738	35.4.1 b4 to b5 revised Note 1, Note 2 revised Note 4 added
		739	BYSAEI bit, FST4 bit, FST5 bit revised
		740	35.4.2 b0 revised Note 4, Note 5 added FMR00 bit added
		741	CMDRST bit revised
		742	35.4.3 b0 to b2 revised FMR 13 Bit • Transition to erase-suspend added
		744	35.4.4 b4 to b6 revised Note 2 added
		745	35.4.5, 35.4.6 revised
		746	35.4.7 revised Table 35.4 added
		750	35.4.11 revised Table 35.5 revised 35.4.11.1 revised 35.4.11.2 deleted 35.4.11.2 revised
		751	35.4.11.3 revised Figure 35.7 revised
		753	35.4.11.4 revised
		759	35.4.11.7 revised
		760	35.4.12 to 35.4.16 deleted Table 35.6 deleted Table 35.6 revised
		761	Figure 35.15 revised
		766, 820	35.7.1.2, 37.20.1.2 revised
			Table 35.9, Table 35.10 revised, Table 35.11 added Table 37.2, Table 37.3 revised, Table 37.4 added
		769, 823	35.7.1.8, 37.20.1.8 added
		780	Table 36.17 added
		782	Table 36.19 revised
		784	Table 36.21 revised
		786	Table 36.23 revised

D.	Data		Description
Rev.	Date	Page	Summary
0.30	Jan 14, 2009	793	Table 36.29 revised
1.00	Oct 30, 2009	_	TN-R8C-A002B/J reflected
		_	How to Use This Manual "Shortsheet" $ ightarrow$ "Datasheet"
		B-1	0015h, 0023h to 0025h, 0029h to 002Bh, 002Fh to 0031h, 0033h, 0036h, 0038h to 003Ah, 0072h to 0073h deleted
		B-9	0FFFh revised
		2	Table 1.2 Segment output pins revised
		3, 662	Table 1.4, Table 32.1 revised
		4	Table 1.5 Power Supply Voltage Detection deleted, Clock revised
		5	Table 1.6 Comparator A deleted, LCD Drive Coutrol Circuit revised
		7 to 14	Figure 1.1 to Figure 1.8 revised
		15 to 17	Figure 1.9 to Figure 1.11 High-speed on-chip oscillator, Comparator A deleted, Segment output revised
		18	Figure 1.12 High-speed on-chip oscillator, Comparator A deleted
		19 to 23	Figure 1.13 to Figure 1.17 revised
		24 to 26	Table 1.16 to Table 1.18 revised
		28	Table 1.20 "Comparator A", "Voltage detection circuit" deleted
		32	Figure 3.1 "voltage monitor" deleted
		33	4. "and Table 4.17 lists the ID Code Areas and Option Function Select Area." added Table 4.1 0015h, 0023h to 0025h, 0029h to 002Bh, 002Fh to 0031h, 0033h, 0036h, 0038h to 0039h, Note 2 "voltage monitor 0 reset", Note 4, Note 5 deleted
		34	Table 4.2 003Ah, 0072h to 0073h deleted
		48	Table 4.16 2D00h to 2FFFh revised, Table 4.17 added
		49	5. Resets, Table 5.1 "Power-on reset", "Voltage monitor 0 reset" deleted Figure 5.1 revised
		52	5.1.2 Note 1 revised, Note 3 deleted
		53, 186, 193, 695	5.1.3, 13.2.1, 14.2.6, 33.3.3 revised
		54, 187, 194	5.1.4, 13.2.2, 14.2.7 revised
		57	The last 5.3 Power-On Reset Function, the last figure 5.6 deleted The last 5.4 Voltage Monitor 0 Reset, the last figure 5.7 deleted 5.3 "When the watchdog timer underflows, the contents"  → "When the watchdog timer underflows while writing to the internal RAM is in progress, the contents"
		58	5.5 revised, the last Figure 5.8 deleted
		59	The last 6. Voltage Detection Circuit deleted
		61, 62, 64	Figure 6.1, Figure 6.2, Figure 6.4 "Input to individual peripheral function" → "Output from individual peripheral function"

	Data		Description	
Rev.	Date	Page	Summary	
1.00	Oct 30, 2009	62	Figure 6.2 "Analog input of comparators A and B"  → "Analog input of comparator B"	
		64	Figure 6.4 "Analog input of comparator A" deleted	
		66	6.5.1 Note revised	
		67	6.5.2 Note revised	
		70, 71, 270, 271	6.5.5, 6.5.6, 19.2.15, 19.2.16 "the I/O pins for timer RC" $\rightarrow$ "the input pins for timer RC"	
		80, 164	6.5.16, 11.4.2 " $\overline{\text{INTi}}$ (i = 1 to 7)" $\rightarrow$ " $\overline{\text{INTi}}$ (i = 0 to 7)"	
		86	6.5.24 b0 to b7 revised	
		99	Table 6.19 revised	
		101	Table 6.21 Port P11_4 TRASR revised	
		103	able 6.23 revised	
		105	Table 6.25, Figure 6.6 revised	
		108	8.Clock Generation Circuit, Table 8.1"High-Speed On-Chip Oscillator" deleted, Note 1 "The P12_0 pin is shared with the XIN pin,when using the XIN clock." added, Note 2 "1 (XIN-XOUT pin)" $\rightarrow$ "0 (I/O ports)", Note 3 deleted	
		109	Figure 8.1 revised	
		110	Figure 8.2 revised	
		111, 125	8.2.1, 9.2.1 Note 3 "The P12_0 pin is shared with the XIN pin,when using the XIN clock." added, Note 6 revised	
		112, 126	8.2.2, 9.2.2 The last Note 4, the last Note 6 deleted, Note 4 "The P12_0 pin is shared with the XIN pin,when using the XIN clock." added	
		113, 127	8.2.3, 9.2.3 b6 to b7 revised, Note 3 deleted	
		114, 128	8.2.4, 9.2.4 Note 1 "high-speed on-chip oscillator mode" deleted, The last 8.2.5 FRA7 to 8.2.12 FRA3 deleted	
		115	Figure 8.3 revised	
		116	8.4, 8.4.1 revised, The last 8.4.2 High-Speed On-Chip Oscillator Clock deleted	
		117, 122, 750	8.5, 8.8.3, 35.1.3 "the VL1 internally-generated voltage in" added, 8.8.2, 35.1.2 "To use the MCU with" deleted	
		117	8.5, Figure 8.4 "resonator", "oscillator" $\rightarrow$ "crystal oscillator"	
		118	The last 8.6.4 fOCO to the last 8.6.6 fOCO-F deleted 8.6.5 fOCO-S to 8.6.6 fOCO128 revised	
		120	8.7.1 revised, The title of table 8.3 revised, Table 8.3 "Voltage monitor 1", "Voltage monitor 2" deleted	
		121	Figure 8.6 revised	
		122, 750	8.8.2, 35.1.2, 8.8.3, 35.1.3 revised, 8.8.4, 35.1.4 Notes on Using Pins P12_0 and P12_1 added	
		123	Table 9.1 "High-speed on-chip oscillator" deleted	
		124	Figure 9.1 revised	

Davi	Data		Description
Rev.	Date	Page	Summary
1.00	Oct 30, 2009	129	The last 9.2.5 FRA0 deleted, 9.2.5 After Reset, b1 to b7 revised, Note 3 to Note 5 deleted
		130	9.2.6 Note 2 added
		131	Table 9.2 "High-speed on-chip oscillator mode", "FRA0 Register" deleted, High-speed clock mode CM05, Low-speed clock mode CM04 revised
		132	9.3.1 to 9.3.2 revised, the last 9.3.3 High-Speed On-Chip Oscillator Mode deleted, 9.3.3 revised
		134	Table 9.3 "Synchronous serial communication unit interrupt"→"Synchronous serial communication unit/I²C bus interface interrupt", "fOCO" → "fOCO-S", "Timer RD interrupt" revised, "Voltage monitor 1", "Voltage monitor 2", "Watchdog timer interrupt", "Comparator A1 interrupt", "Comparator A2 interrupt", "LCD counter interrupt" deleted
		137	Table 9.4 " $\overline{\text{INT0}}$ to $\overline{\text{INT4}}$ " $\rightarrow$ " $\overline{\text{INT0}}$ to $\overline{\text{INT7}}$ ", "Voltage monitor 1 interrupt", "Voltage monitor 2 interrupt", "Comparator A1 interrupt", "Comparator A2 interrupt" deleted
		139	Figure 9.5 revised
		141	The last 9.7.1 Voltage Detection Circuit deleted, 9.7.1 "Unnecessary ports should be set to input and fixed or stop mode." → "Unnecessary ports should be set to output. Whenor stop mode.", 9.7.2 revised
		142 to 144	Figure 9.7 to Figure 9.9 revised
		146, 752	9.8.3, 35.2.3 Power-Off Mode revised, 9.8.4, 35.2.4 Reducing Current added
		147	10. Protection, 10.1.1 "FRA0, FRA1, FRA2, and FRA3", "VD1LS, VW0C, VW1C" deleted
		148	Figure 11.1 revised
		150	The last 11.1.3.3 Voltage Monitor 1/Comparator A1 Interrupt to 11.1.3.4 Voltage Monitor 2/Comparator A2 Interrupt deleted
		151	Table 11.1 revised
		152	Table 11.2 revised
		153	11.2.1 "VCMP1IC", "VCMP2IC" deleted
		154	11.2.2 b3 (1) deleted
		158	Table 11.5 revised
		161	Figure 11.7 revised
		162	Figure 11.8 revised
		181	Figure 12.1 revised
		182	12.2 "As the ID code areas are allocated in when creating a program."  → "The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program."
		184, 756	12.5.1, 35.4.1 revised
		188, 756	13.3.1, 35.5.1 revised
		192	14.2.4 "01b" (0FFFh): b8 to b3 $\rightarrow$ b7 to b2, "10b" (1FFFh): b9 to b4 $\rightarrow$ b8 to b3, "11b" (3FFFh): b10 to b5 $\rightarrow$ b9 to b4
		202	Table 15.2 revised

Davis	Data		Description
Rev.	Date	Page	Summary
1.00	Oct 30, 2009	203	15.2.8 revised
		207	Table 15.5 "Voltage detection circuit" deleted
		214	15.3.8 "four clock" → "five clock", Figure15.11, Figure 15.12 revised
		215	Table 15.9 revised, Note 2 added
			Table 15.10 "J: Number of cycles required to read or write back control data" $\rightarrow$ "J: Number of cycles required to read control data (5 cycles) + number of cycles required to write back control data"
		219	Table 16.1 "Count sources" revised
		220	Figure 17.1 revised
		222	17.2.3 b4 to b6 "fOCO" $\rightarrow$ "fOCO-S"
		224	Table 17.2 "fOCO" → "fOCO-S"
		226	Table 17.3 "fOCO" $\rightarrow$ "fOCO-S", Selectable functions revised
		228	Table 17.4 Selectable functions INT2 → TRAIO
		229	17.5.1 b6 to b7 revised
		230	Table 17.5 "fOCO" $\rightarrow$ "fOCO-S", Selectable functions revised
		233	Table 17.6 "fOCO" $\rightarrow$ "fOCO-S", Selectable functions revised
		236, 758	17.8, 35.7 "In pulse period measurement mode," $\rightarrow$ "In pulse width measurement mode and pulse period measurement mode,"
		237	Figure 18.1 revised
		245	Table 18.3 Selectable function •Waveform output enable/disable function, Note 3, added
		250	Figure 18.4 revised
		251	18.5.3  "• Set the INT0EN bit in the INTEN register to 0 (enabled)."  → "• Set the INT0EN bit in the INTEN register to 1 (enabled)."  "• After completing the above, (INT pin"  → "• After completing the above, (INT0 pin"
		257	19.1 "Timer RC uses either f1, fOCO40M or fOCO-F as its operating clock."→"Timer RC uses f1 as its operating clock."  Table 19.1 revised
		258	Figure 19.1 "fOCO40M, fOCO-F" deleted
		262	19.2.3 b4 to b6 revised, Note 2 deleted
		272	Table 19.5 "fOCO40M", "fOCO-F" deleted Figure 19.2 "fOCO40M", "fOCO-F" deleted "To select fOCO40M or fOCO-F as the count source,in the TRCCR1 register to 110b (fOCO40M) or 111b (fOCO-F)." deleted
		275	Figure 19.5 "fOCO40M", "fOCO-F" deleted
		278	Table 19.7 "fOCO40M, fOCO-F" deleted
		279	Figure 19.7 revised
		283	Table 19.9 "fOCO40M, fOCO-F" deleted
		285	19.5.1 b4 to b6 revised, Note 3 deleted

	5 .		Description
Rev.	Date	Page	Summary
1.00	Oct 30, 2009	292	Table 19.11 "fOCO40M, fOCO-F" deleted
		294	19.6.1 b4 to b6 revised, Note 3 deleted
		299	Table 19.13 "fOCO40M, fOCO-F" deleted
		300	19.7.1 b4 to b6 revised, Note 3 deleted
		307, 761	The last 19.9.3, the last 35.9.3 TRCCR1 Register deleted, 19.9.3, 35.9.3 Count Source Switching revised
		308	20.1 "Timer RD uses either f1, fOCO40M, or fOCO-F as its operating clock." → "Timer RD uses f1 as its operating clock."  Table 20.1 revised
		309	Figure 20.1 "fOCO40M, fOCO-F" deleted
		310	Table 20.3 revised, Note 1 deleted Figure 20.2 "fOCO40M", "fOCO-F" deleted "To select fOCO40M or fOCO-F as the count source,in the TRDCRi register (i = 0 or 1) to 110b (fOCO40M) or 111b (fOCO-F)." deleted
		316	Figure 20.7 revised
		317	Table 20.5 "fOCO40M, fOCO-F" deleted
		322	20.3.8 b0 to b2 revised, Note 5 deleted
		331	Figure 20.9 "fOCO40M", "fOCO-F" deleted
		332, 350	Figure 20.10, Figure 20.12 "TRDIORD" → "TRDIORC"
		333	Table 20.7 "fOCO40M, fOCO-F" deleted
		341	20.4.11 b0 to b2 revised, Note 5 deleted
		354	Table 20.9 "fOCO40M, fOCO-F" deleted
		360	20.5.11 b0 to b2 revised, Note 4 deleted
		371	Table 20.11 "fOCO40M, fOCO-F" deleted
		377	20.6.9 b0 to b2 revised, Note 4 deleted
		386	Table 20.13 "fOCO40M, fOCO-F" deleted
		391	20.7.7 b1 to b3 revised
		392	20.7.9 b0 to b2 revised, Note 5 deleted
		396	Table 20.14 "BFCO" deleted
		403	Table 20.15 "fOCO40M, fOCO-F" deleted
		410	20.8.10 b0 to b2 revised, Note 1 deleted
		421, 762	The last 20.10.4, 35.10.4 TRDCRi Register (i=0 to 1) deleted
		422, 763	20.10.4, 35.10.4 Count Source Switching revised
		426, 767	The last 20.10.9, 35.10.9 Count Source fOCO40M deleted
		436	Table 21.4 Count stop condition revised
		444	22.1 "Timer RG uses either f1 or fOCO40M as its operating clock."  → "Timer RG uses f1 as its operating clock."  Table 22.1 revised
		445	Figure 22.1 "f2", "fOCO40M" deleted
		448	22.2.3 b0 to b2 revised

Pov	Data		Description
Rev.	Date	Page	Summary
1.00	Oct 30, 2009	450	22.2.5 Note 2, "When reading the TRGSR registerfor writing and reading." added
		452	22.2.7 "This register operates incrementing and"  → "This register operates incrementing/decrementing and"
		455	Table 22.4, Figure 22.2 "f2", "fOCO40M" deleted
		458	Figure 22.5 "f2", "fOCO40M" deleted
		459, 463, 467	Table 22.6 to Table 22.8 "f2", "fOCO40M" deleted
		476, 771	22.9.2, 35.12.2 Timer RG Counter (TRG) added
		489	23.3.1 Measure for Dealing with Communication Errors added
		491	Table 23.5 Error detection revised
		496	Table 23.8 Note 1 deleted
		497	23.4.2 "(2) Reset bits SMD2 to SMD0 in the UiMR register to 001b," $\rightarrow$ "(2) Reset bits SMD2 to SMD0 in the UiMR register to 100b,"
		499	24.1 "UART2 has a dedicated timer to operate independently."  → "UART2 has a dedicated timer to operate."
		523	Table 24.8 Note 1 deleted
		524	24.4.2 "(2) Reset bits SMD2 to SMD0 in the U2MR register to 001b," $\rightarrow$ "(2) Reset bits SMD2 to SMD0 in the U2MR register to 100b,"
		619	Figure 28.3 "fOCO" → "fOCO-S"
		622	Figure 28.6 "fOCO" → "fOCO-S"
		629	Table 29.1 "or fOCO-F" deleted
		630	Figure 29.1 revised
		633	29.2.3 b2 revised, Note 1 deleted
		651, 774	29.10, 35.18 "Do not select fOCO-F as φAD.", "• Do not change the CKS2 bit in the ADMOD register while fOCO-F is stopped." deleted
		655	"The last 32. Comparator A" deleted
		662	Table 32.1 revised
		663	Table 32.2 "Maximum number of display pixels" added, "LCD drive timing" revised, "Bias control" revised, "LCD display data register" revised
		664	Table 32.3 revised, Figure 32.1 revised
		667	32.2.3 b4, 32.2.4 b0 to b2 revised
		672	32.3 "(turned on/off or inverted)" $\rightarrow$ "(blink or invert)"
		675	32.4.1 " LSEi bit (i = 00 to 59) bit to" $\rightarrow$ " LSEi bit (i = 00 to 59) to" 32.4.3 revised
		678 to 689	Figure 32.6 to Figure 32.29 "LCD base clock (Internal signal)" → "Internal signal LCDCK timing"
		679	Figure 32.8 revised
		690, 775	32.6.1, 32.6.2, 35.19.1, 35.19.2 revised
		696	Table 33.3 "CPU state during programming and block erasure"  → "CPU and DTC states during programming and block erasure"

R8C/L35A Group, R8C/L35B Group, R8C/L36A Group, R8C/L36B Group, R8C/L38A Group, R8C/L38B Group, R8C/L3AA Group, R8C/L3AB Group Hardware Manual

Rev.	Date		Description
nev.	Dale	Page	Summary
1.00	Oct 30, 2009	697	33.4.1 Note 4 revised
		700	33.4.2 FMSTP bit "high-speed on-chip oscillator mode" deleted, "CMDERIE Bit (Erase/Write Interrupt Enable Bit)"  → "CMDERIE Bit (Erase/Write Error Interrupt Enable Bit)"
		705	33.4.7 "auto-programming and" deleted, Table 33.4 revised, Figure 33.2 "Data ROM" $\rightarrow$ "Data Flash", "User ROM" $\rightarrow$ "Program ROM"
		722	Table 33.7 "P13_2" $\rightarrow$ "P13_1", "P13_1" $\rightarrow$ "P13_2"
		726 to 727, 777 to 778	Table 33.10 to Table 33.11, Table 35.3 to Table 35.4 "• Voltage Monitor 2, • Voltage Monitor 1" deleted
		730	Table 34.2 "fOCO40M", "fOCO-F", Note 3 deleted
		733	The last table 34.5 Comparator A Characteristics deleted
		734 to 735	Table 34.6 to Table 34.7 "Interval from erase start/restart until following suspend request" revised
		736	The last table 34.9 Voltage Detection 0 Circuit Characteristics, the last table 34.10 Voltage Detection 1 Circuit Characteristics, the last table 34.11 Voltage Detection 2 Circuit Characteristics, the last table 34.12 Power-on Reset Circuit Characteristics, the last table 34.13 High-speed On-Chip Oscillator Circuit Characteristics deleted
		737 to 742	Table 34.12 to Table 34.17 revised
		780	35.21.1 "thickest write possible" $\rightarrow$ "thickest wire possible"

R8C/L35A Group, R8C/L36A Group, R8C/L38A Group, R8C/L3AA Group, R8C/L35B Group, R8C/L36B Group, R8C/L38B Group, R8C/L3AB Group Hardware Manual

Publication Date: Rev.0.02 Jun 24, 2008

Rev.1.00 Oct 30, 2009

Published by: Sales Strategic Planning Div.

Renesas Technology Corp.

© 2009. Renesas Technology Corp., All rights reserved. Printed in Japan

 $R8C/L35A\ {}_{Group},\ R8C/L36A\ {}_{Group},\ R8C/L38A\ {}_{Group},\ R8C/L38A\ {}_{Group},\ R8C/L36B\ {}_{Group},\ R8C/L38B\ {}_{Group}$ 



Date: Jun 05, 2009

# **RENESAS TECHNICAL UPDATE**

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Renesas Technology Corp.

Product Category	MPU/MCU	Document No.	TN-R8C-A003A/E	Rev.	1.00	
Title	R8C/3x Series, R8C/Lx Series Notes on the A/D Converter		Information Category	Technical Notification		
Applicable Product	See below	Lot No.	Reference Document			

### 1. Notes on the A/D Converter

### 1) Description

A/D conversion results may contain erroneous data due to possible variances in the internal power supply voltage during conversion. This is caused by the flash memory and A/D converter sharing the same power supply in the MCU.

### 2) Countermeasure

Take an average of more than one conversion result. (1)

### Note:

1. Example of averaging procedure:

Perform A/D conversion on the analog input to the same pin four times sequentially. Discard the maximum and minimum values from the A/D conversion results and take the average of the two remaining values.

### 2. Applicable Products

R8C/35A Group, R8C/33A Group, R8C/32A Group,

R8C/L35A Group, R8C/L35B Group, R8C/L36A Group, R8C/L36B Group,

R8C/L38A Group, R8C/L38B Group, R8C/L3AA Group, R8C/L3AB Group



# RENESAS TECHNICAL UPDATE

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Renesas Technology Corp.

Product Category	MPU/MCU	Document No.	TN-R8C-A006A/E	Rev.	1.00	
Title	Notes on Timer RG	Information Category	Technical Notification			
Applicable Product	R8C/36A Group, R8C/38A Group, R8C/Lx Series	Lot No.	Reference Document			

Please note the following when using timer RG for the above applicable products.

#### 1. Notes on timer RG

- (1) When writing to the TRG register or TRGCR register, make sure the TSTART bit in the TRGMR register to 0 (count stops).
- (2) When setting bits IMFA, IMFB, UDF, or OVF in the TRGSR register to 0, use the MOV instruction to ensure that only the specified bits are written to 0 and the other bits are written to 1. Write 0Fh to this register immediately after writing to these bits. Do not generate an interrupt or a DTC transfer until 0Fh is written.
- (3) When reading the TRGSR register after writing to it, insert one or more NOP instructions between the instructions used for writing and reading.
- (4) When using the output compare function in timer mode, use the TRGIOR register to select the compare match output from the following three: low-level output, high-level output, or toggle output. When waveform output mode is selected, the port functions as the compare match output pin (TRGIOA or TRGIOB) while the TRGIOASEL bit or the TRGIOBSEL bit in the TIMSR register <sup>(1)</sup> is 1. The output level of these pins depend on the settings of bits IOA0 and IOA1, or bits IOB0 and IOB1 in the TRGIOR register until the first compare match occurs.

After setting the TRGIOR register, the output level is undefined for one cycle of the timer RG operating clock, and the corresponding level to bits IOA0 and IOA1 or bits IOB0 and IOB1 is output.

#### Note:

- 1. These bits apply to the R8C/36A Group and R8C/38A Group. In the R8C/Lx Series, this condition applies to the TRGIOASEL0 bit or the TRGIOBSEL0 bit in the TRGPSR register.
- (5) When using PWM mode, the TRGIOA pin becomes the PWM output pin by setting the PWM bit in the TRGMR register to 1 (PWM mode) while the TRGIOASEL bit in the TIMSR register (1) is 1. The output level of the PWM output pin depends on the settings of bits CCLR0 and CCLR1 in the TRGCR register until the first compare match occurs.

After setting the PWM bit, the output level is undefined for one cycle of the timer RG operating clock, and the corresponding level to bits CCLR0 and CCLR1 is output.

#### Note:

1. This bit applies to the R8C/36A Group and R8C/38A Group. In the R8C/Lx Series, this condition applies to the TRGIOASEL0 bit in the TRGPSR register.



Page 1 of 2

### 2. TIMSR register

Due to an error in the TIMSR register in the R8C/36A Group and R8C/38A Group hardware manuals, refer to the revised register shown below.

- R8C/36A Group hardware manual Rev.0.20 (REJ09B0480-0020)
- R8C/38A Group hardware manual Rev.0.10 (REJ09B0485-0010)

## Timer Pin Select Register (TIMSR)

Address 0186h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TRGCLKBSEL	TRGCLKASEL	TRGIOBSEL	TRGIOASEL	_	TRFISEL0	_	TREOSEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TREOSEL0	TREO pin select bit	0: P0_4 pin assigned 1: P6_0 pin assigned	R/W
b1	_	Nothing is assigned. If necessary	y, set to 0. When read, the content is 0.	
b2	TRFISEL0	TRFI pin select bit	0: TRFI pin not used 1: P8_3 pin assigned	R/W
b3	_	Nothing is assigned. If necessary	_	
b4	TRGIOASEL	TRGIOA pin select bit	0: TRGIOA pin not used 1: P5_6 pin assigned	R/W
b5	TRGIOBSEL	TRGIOB pin select bit	0: TRGIOB pin not used 1: P5_7 pin assigned	R/W
b6	TRGCLKASEL	TRGCLKA pin select bit	0: TRGCLKA pin not used 1: P3_0 pin assigned	R/W
b7	TRGCLKBSEL	TRGCLKB pin select bit	0: TRGCLKB pin not used 1: P3_2 pin assigned	R/W

The TIMSR register selects which pin is assigned as the timer RG I/O. To use the I/O pin for timer RG, set this register.

Set the TIMSR register before setting the registers associated with timers RE, RF, and RG. Also, do not change the setting value in this register during the operation of timers RE, RF, and RG.

Date: Sep.25,2009

# RENESAS TECHNICAL UPDATE

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Renesas Technology Corp.

Product Category	MPU/MCU		Document No.	TN-R8C-A007A/E	Rev.	1.00
Title	Notes on R8C Family		Information Category	Technical Notification		
Applicable Products	R8C/1x Series R8C/2x Series R8C/3x Series R8C/Lx Series	Lot No.	Reference Document			

The following notes are pertinent to the manuals listed above. Refer to individual hardware manuals to ascertain which Series have the functions shown below.

1. Note on voltage monitor interrupt and voltage monitor reset

(This note applies to MCUs that have the voltage change detection flag.)

When the voltage detection circuit is enabled while the voltage monitor interrupt or voltage monitor reset is disabled, low voltage is detected and the voltage change detection flag becomes 1. When low voltage is detected after the voltage detection circuit is enabled until an interrupt or a reset is enabled for the setting procedure of bits associated with voltage monitor interrupt or bits associated with voltage monitor reset, an interrupt or a reset is not generated. After an interrupt or a rest is enabled, read the voltage change detection flag. When the flag is read as 1, perform the process that occurs when low voltage is detected.

2. Note when entering wait mode by wait control bit (CM30 bit)

(The R8C/1x Series and R8C/2x Series do not have the CM30 bit.)

As with executing the WAIT instruction, insert at least four NOP instructions after the instruction that sets the CM30 bit to 1.

Program example to set the CM30 bit to 1

BCLR 1, FMR0

BSET 0, PRCR

FCLR I

BSET 0, CM3

NOP

NOP

NOP NOP

BCLR 0, PRCR

FSET I

### 3. Note on INTi pin

(All INT pins apply to this note. The value for i varies according to the MCU.)

As with changing the INT interrupt polarity select bit (INTiPL bit), when changing the INT input enable bit (INTiEN bit), the IR bit corresponding to the INTi pin may become 1 (interrupt requested). Refer to Changing Interrupt Sources in the hardware manual.

### 4. Note on digital filter

When the interrupt source is an input that uses a digital filter, note the following in the procedure when changing the interrupt source.

After changing the interrupt source, wait for three or more cycles of the digital filter sampling clock before setting the corresponding IR bit to 0 (no interrupt request). For more information on the instructions used to set the IR bit to 0 and related notes, refer to Rewriting Interrupt Control Register.

#### 5. Note on timer RB

(The R8C/1x Series does not have timer RB.)

When selecting timer RA underflow as the timer RB count source, set timer RA to timer mode, pulse output mode, or event counter mode.

#### 6. Note on timer Y

(The R8C/2x Series, R8C/3x Series, and R8C/Lx Series do not have timer Y.)

When selecting timer X underflow as the timer Y count source, set timer X to timer mode, pulse output mode, or event counter mode.

### 7. Notes on UARTi (i = 0 to 2)

(The value for i varies according to the MCU.)

- When setting bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled), set the TE bit in the UiC1 register to 0 (transmission
  - disabled) and the RE bit to 0 (reception disabled).
- 2. When bits SMD2 to SMD0 in the UiMR register are 001b (clock synchronous serial I/O mode), bits FER, PER, and SUM (error flags) in the UiRB register are disabled. When read, the read value is undefined.
- 3. If communication is ended prematurely or a communication error occurs while transmitting or receiving in clock synchronous serial I/O mode, and communication is performed again, follow the steps below:
  - (1) Set the TE bit in the UiC1 register to 0 (transmission disabled) and the RE bit to 0 (reception disabled).
  - (2) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
  - (3) Set bits SMD2 to SMD0 in the UiMR register to 001b (clock synchronous serial I/O mode).
  - (4) Set the TE bit in the UiC1 register to 1 (transmission enabled) and the RE bit to 1 (reception enabled).
- 4. If communication is ended prematurely or a communication error occurs while transmitting or receiving in UART mode, and communication is performed again, follow the steps below:
  - (1) Set the TE bit in the UiC1 register to 0 (transmission disabled) and the RE bit to 0 (reception disabled).
  - (2) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
  - (3) Set bits SMD2 to SMD0 in the UiMR register to 100b (UART mode, transfer data 7 bits long), 101b (UART mode, transfer data 8 bits long), or 110b (UART mode, transfer data 9 bits long).
  - (4) Set the TE bit in the UiC1 register to 1 (transmission enabled) and the RE bit to 1 (reception enabled).

### 8. Notes on bit operation

(This note applies to the R8C/3x Series and R8C/Lx Series.)

Set the following bits with consecutive instructions. Do not allow interrupts or DTC transfer to occur between executing instructions.

### (1) PRC2 bit:

The PRC2 bit becomes 0 after setting it to 1 (write enabled) and writing to an SFR area. Write to the register protected by the PRC2 bit with the next instruction after that used to set the PRC2 bit to 1. Do not allow interrupts or DTC transfer between the instruction to set to the PRC2 bit to 1 and the next instruction.

- (2) Bits CSPRO, FMR01, FMR02, FMR13, FMR20, FMR22, and FMR27: When setting these bits to 1, write 0 immediately followed by 1. Do not allow interrupts and DTC transfer to occur between writing 0 and writing 1.
- (3) Bits FMR14, FMR15, FMR16, and FMR17: When setting these bits to 0, write 1 immediately followed by 0. Do not allow interrupts and DTC transfer to occur between writing 1 and writing 0.



Date: Dec. 08, 2009

# RENESAS TECHNICAL UPDATE

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Renesas Technology Corp.

Product Category	MPU/MCU		Document No.	TN-R8C-A004B/E	Rev.	2.00
Title	Notes on Low-Consumption-Current Read Mode		Information Category	Technical Notification		
Applicable Products	R8C/3x Series R8C/Lx Series	Lot No.	Reference Document			

This document is revision 2.00 for the TN-R8C-A004A/E technical update issued on July 28, 2009.

Please note that the contents in number 1 have been partially revised, a third bullet has been added to number 2, and number 3 in revision 1.00 has been deleted in this revision.

1. Usage conditions on low-consumption-current read mode

Low-consumption-current read mode can be used when the following conditions are met in standard operating mode:

- The CPU clock is divide-by-4, 8, or 16 of the low-speed on-chip oscillator clock.
- The CPU clock is divide-by-1 (no division), 2, 4, or 8 of the XCIN clock.

Note:

Even if the above conditions are met, do not use low-consumption-current read mode when the CPU clock is 3 kHz or below.

- 2. Note when manipulating the FMR27 bit
  - After setting the CPU clock to the conditions described in number 1, set the FMR27 bit to 1 (low-consumption-current read mode enabled).
  - Set the CPU clock to conditions other than those described in number 1 when the FMR27 bit is 0 (low-consumption-current read mode disabled).
  - Enter wait mode or stop mode after setting the FMR27 bit to 0 (low-consumption-current read mode disabled). Do not enter wait mode or stop mode while the FMR27 bit is 1 (low-consumption-current read mode enabled).

Program example to enter stop mode

; CPU rewrite mode disabled 1.FMR0 BCLR

; Low-consumption-current read mode disabled BCLR 7.FMR2

; Stop mode

; Writing to the CM1 register enabled 0.PRCR BSET

; Enable interrupt **FSET** 1

**BSET** 0,CM1 JMP.B LABEL 001

LABEL 001:

NOP

NOP NOP

NOP



Date: Dec. 08, 2009

### Program example to enter wait mode

<When executing the WAIT instruction>

BCLR 1,FMR0 ; CPU rewrite mode disabled

BCLR 7,FMR2 ; Low-consumption-current read mode disabled

FSET I ; Enable interrupt WAIT ; Wait mode

NOP NOP NOP

<When setting the CM30 bit to 1>

BCLR 1,FMR0 ; CPU rewrite mode disabled

BCLR 7,FMR2 ; Low-consumption-current read mode disabled

BSET 0,PRCR ; Writing to the CM3 register enabled

FCLR I ; Disable interrupt BSET 0,CM3 ; Wait mode

NOP NOP NOP


NOP

BCLR 0,PRCR ; Writing to the CM3 register disabled

FSET ; Enable interrupt

### 3. Note on the FMSTP bit

Do not set the FMR27 bit to 1 while the FMSTP bit is 1 (flash memory stops). Also, do not set the FMR27 bit to 1 when the flash memory status is busy (the FST7 bit is 0) immediately after changing the FMSTP bit from 1 to 0 (flash memory operates).



### 4. Note on CPU rewrite mode

Do not execute the program command, block erase command, or lock bit program command while the FMR27 bit is 1.

### 5. Note on the A/D converter

Do not perform A/D conversion while the FMR27 bit is 1. Also, do not set the FMR27 bit to 1 while the ADST bit is 1 (during A/D conversion).